Super-Junction MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish


V_{DSS}	$R_{DS(ON)}(Typ.)$	I_D
700V	0.18Ω	20A


Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
SJTP20N70C	TO-220	IPS





Absolute Maximum Ratings

 T_C =25°C unless otherwise specified

Symbol	Parameter	SJTP20N70C	Units
V _{DSS}	Drain-to-Source Voltage	700	V
I _D	Continuous Drain Current	20	Α
I _{DM}	Pulsed Drain Current, V _{GS} @10V (NOTE *2)	60	Α
П	Power Dissipation	176	W
P_D	Derating Factor above 25℃	1.4	W/℃
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy	180	mJ
E _{AR}	Avalanche Energy ,Repetitive (NOTE *2)	1	mJ
I _{AR}	Avalanche Current (NOTE *2)	6	Α
TL	Maximum Temperature for Soldering	300	
T _J and T _{STG}	Operating Junction and Storage Temperature Range (NOTE *1)	150,-55 to150	°C

Thermal Resistance

Symbol	Parameter	Тур.	Units	Test Conditions
$R_{ heta JC}$	Junction-to-Case 0.71		Water cooled heatsink, P _D adjusted for a	
1 1030	°CN	°C/W	peak junction temperature of +150℃.	
$R_{\theta JA}$	Junction-to-Ambient	62		1 cubic foot chamber, free air.

OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	700			V	V_{GS} =0V, I_D =250 μ A
	Drain-to-Source Leakage Current –			1		V_{DS} =700V, V_{GS} =0V T_{J} =25 $^{\circ}$ C
I _{DSS}				100	μA	V_{DS} =700V, V_{GS} =0V T_{J} =150°C
	Gate-to-Source Forward Leakage			+100	nΛ	V _{GS} =+30V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -30V

ON Characteristics T_J=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
В	StaticDrain-to-Source		0.18	0.18 0.2	Ω	V_{GS} =10V, I_D =10A
$R_{DS(ON)}$	On-Resistance(NOTE *3)					
V _{GS(TH)}	Gate Threshold Voltage	2.5		4	V	$V_{DS}=V_{GS},I_{D}=250\mu A$
g _{fs}	Forward Transconductance(NOTE *3)		18.8		S	V _{DS} =10V, I _D =10A

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		1605			\/ - 0\/\/ - 50\/
C _{oss}	Output Capacitance		225		pF	V_{GS} = 0V, V_{DS} = 50V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		14			
Q _g	Total Gate Charge		41			I _D =20A,V _{DD} =560V V _{GS} = 10V
Q _{gs}	Gate-to-Source Charge		7.5		nC	
Q_{gd}	Gate-to-Drain ("Miller") Charge		15			

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		13			
t _{rise}	Rise Time		13		ne	V_{DD} =400V, I_{D} =20A,
t _{d(OFF)}	Turn-Off Delay Time		96		ns	V_G =10V R_G =25 Ω
t _{fall}	Fall Time		8			



Source-Drain Diode Characteristics Tc=25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I.	Continuous Source Current			20	^	
Is	(Body Diode)			20	Α	T _C =25℃
1	Maximum Pulsed Current			70	_	1 ₀ -25 C
I _{SM}	(Body Diode)			70	Α	
V_{SD}	Diode Forward Voltage			1.2	٧	I_{SD} =20A, V_{GS} =0V
t _{rr}	Reverse Recovery Time		460		ns	I _F = I _S
Q _{rr}	Reverse Recovery Charge		8.2		uC	di/dt=100A/us

Notes:

^{*1.} T_J = +25°C to +150°C.

^{*2.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*3.} Pulse width < 380μ s; duty cycle < 2%.





Characteristics Curve:

Figure 1.Maximum Effective Thermal Impedance, Junction-to-Case




Figure 2. Typical Output Characteristics




Figure 4. Typical Body Diode Transfer Characteristics






Figure 3. Typical Transfer Characteristics



V_{GS}, Gate-to-Source Voltage (V)
Figure 5. Typical Drain-to-source on
ResistanceVS Drain Current







V_{GS} = 0 = 1MHz

10

20

Capacitance (pF)

10¹

Figure 6. Capacitance VS Drain-to-Source Voltage

10⁴

C_{iss}

10²

C_{oss}

V_{DS}, Drain-to-Source Voltage (V)

40

50

60

70

30

Figure 7. Gate Charge VS Gate-to-Source Voltage V_{GS}, Gate-to-Source Voltage (V) 10 V_{DD} = 120V 8 V_{DD} = 560V 6 4 2 0 0 10 20 30 40 50 Q_a, Total Gate Charge (nC)

Figure 8. Threshold Voltage VS Temperature




Figure 9. on-Resistance VS Temperature R_{DS(on)}, (Normalized) 2.5 V_{GS} = 10V I_D = 10A 2 1.5 1 0.5 -100 -50 0 50 100 150 200 T_J, Junction Temperature (°C)



Test Circuits and Waveforms




Figure 11. Gate Charge Test Circuit

Figure 12. Gate Charge Waveforms




Figure 13. Resistive Switching Test Circuit

Figure 14. Resistive Switching Waveforms






Figure 15. Diode Reverse Recovery Test Circuit

Figure 16. Diode Reverse Recovery Waveform




Figure 17. Unclamped Inductive Switching Test Circuit Figure 18. Unclamped Inductive Switching Waveform



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.