



**SK6238xx**

***Non-Crystal UFD Controller  
for 1ynm MLC & TLC***

***Rev. 1.10***

***Sep. 12, 2013***

This specification is subject to change without notice. *Skymedi Corporation* reserves the right to make changes to improve functions. Although the information in this document has been carefully reviewed, *Skymedi Corporation* assumes no responsibility for any errors contained herein and does not assume any liability arising out of the use of the product or circuit described herein.

Copyright by *Skymedi Corporation.*, all rights reserved. No part of this specification may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, without the written permission of *Skymedi Corporation.*

## Revision History

| Date          | Rev  | Description  |
|---------------|------|--|
| Dec. 5, 2012  | 0.10 | <ul style="list-style-type: none"><li>Establishment.</li></ul>   |
| Feb. 25, 2013 | 0.90 | <ul style="list-style-type: none"><li>Update some descriptions for customer reference</li><li>Remove 40QFN package due to lower customer request</li></ul> |
| Apr. 03, 2013 | 1.00 | <ul style="list-style-type: none"><li>Update Chap. 6 figures</li></ul>   |
| Apr. 08, 2013 | 1.01 | <ul style="list-style-type: none"><li>Revise ECC to 65 bits/KB</li></ul>   |
| Sep. 12, 2013 | 1.10 | <ul style="list-style-type: none"><li>Revise DC Characteristics</li><li>Update Chapter 5</li></ul>   |

## Table of Contents

|  |    |
|--|----|
| 1. Description.....  | 4  |
| 2. Order Information.....                                    | 4  |
| 3. Features.....   | 5  |
| 4. Block Diagram .....                                       | 6  |
| 5. Pin Assignment.....                                       | 6  |
| 5.1 48-pin LQFP SK6238xxPMC4 .....                           | 6  |
| 6. Electrical Specifications .....                           | 8  |
| 6.1 Absolute Maximum Ratings .....                           | 8  |
| 6.2 DC Characteristics .....                                 | 8  |
| 6.3 AC Characteristics, ONFI 2.0 Synchronous Interface ..... | 9  |
| 7. Application Examples .....                                | 13 |
| 7.1 Controller Selection vs. NAND.....                       | 13 |
| 7.2 Single Channel (Byte mode) .....                         | 13 |
| 8. Package Dimension.....                                    | 14 |
| 8.1 48-pin LQFP .....  | 14 |

## 1. Description

The SK6238xx is a Non-Crystal USB2.0 Flash Disk controller that complies with USB version2.0 specification and USB Mass Storage Class version 1.0 specification. Besides full speed 12 Mbps complied with USB1.1 specification, SK6238xx can provide a 480 Mbps transfer rate. Designed with an enhanced power control circuit, the SK6238xx fully complies with USB power specifications for bus-powered devices, making it capable of bus-powered operation.

SK6238xx provides excellent performance in data transfer and a powerful ECC engine to ensure data integrity and reliability.

### □ **Reliable ECC for 1y nm MLC and TLC**

SK6238xx provide 65-bit/1KB BCH ECC engine which can correct data error due to the Read/Write disturbance and enhance data retention for 1y/2x/3x nm MLC and TLC.

### □ **Advance Wear Leveling (AWL) to improve P/E cycle of NAND**

### □ **Saving BOM Cost**

Because SK6238 did not require an external crystal, it can save BOM cost a lot.

### □ **Performance & Low Power**

SK6238xx provides high data transfer rate with single-channel mode. In order to meet Vista Premium logo program, SK6238xx also meet *ReadyBoost* requirement. Any UFD with SK6238xx can easily meet 5 MB/sec throughput for random 4KB reads and 3 MB/sec throughput for random 512KB writes and market the UFD with enhancement for Windows® *ReadyBoost* .

### □ **Support 256/384/512 pages and update to 16KB page size of NAND**

With our superior designs, SK6238xx runs smoothly on all available host systems and supports MLC & TLC NAND Flash memories with 4KB, 8KB and 16KB page and either 128, 192, 256, 384 and 512 pages per block. The SK6238xx allows the direct connection of up to 8 NAND Flash chips in the configuration of single channel by 8 CE.


## 2. Order Information

| Part #       | Description   | Package     |
|--------------|---|-------------|
| SK6238ADPMC4 | 4 CE, 1 WE, 8-bit data width, Multi-Partition, 3.3V VCCq. | 48-pin LQFP |
| SK6238ADWWC  | 8 CE, 1 WE, 8-bit data width, Multi-Partition, 3.3V VCCq. | wafer       |

### 3. Features


- (1). Support 1y/2x/3x nm MLC and TLC NAND:
  - Configurable 65-bit/1KB BCH error control coding (ECC) for MLC/TLC.
  - Sufficient embedded buffer for 16K page NAND in single channel configuration.
- (2). Advance Wear Leveling can improve P/E cycle of NAND.
- (3). Saving BOM cost by removing external crystal.
- (4). Outstanding R/W performance:
  - Support high-speed DDR Toggle mode and ONFI NAND Flash
  - *Support Windows Vista and Window-7 ReadyBoost* function
- (5). USB Interface:
  - Complied with high-speed USB 2.0 interface, backward compatible with USB 1.1.
  - Complied with USB Mass Storage Class specification v1.0.
  - Complied with USB bus-powered devices specification.
  - Support HID interface for password entry in non-administrator mode.
  - Integrated USB 2.0 Transceiver Macrocell Interface (UTMI) and Serial Interface Engine (SIE).
- (6). Varieties of Supported NAND:
  - Samsung 21nm 4-plane MLC & TLC, 27nm MLC & TLC, 32 nm TLC.
  - IM 20nm 8KB/page MLC, 16KB/page MLC, 25 nm MLC & TLC.
  - Hynix 16nm/20nm/26nm MLC, 32 nm TLC.
  - Toshiba 19A/19nm/24nm 16KB/page MLC/TLC.
  - SanDisk 19nm/24nm 16KB/page MLC/TLC.
  - Kinds of page size: 8KB and 16KB.
  - Kinds of page per block: 128 pages, 192 pages, 256 pages 384 pages and 512 pages.
- (7). Async. NAND Interface with 3.3V VCCq:
  - SK6238xxPMC4: single channel and 4 CE/channel.
- (8). DDR NAND interface:
  - 3.3V VCCq DDR NAND, either ONFI 2.x NAND or Toggle-mode NAND.
  - SK6238xxPMC4: single channel and 4 CE/channel with 3.3V VCCq.
- (9). Built-in Watch-Dog Timer (WDT)
- (10). Enable Multi-Partition features:
  - One Read-only Partition, two Read-Write Partitions and one Hidden Partition.
  - Read-only Partition is designated for AutoRun feature.
  - UFD can have up to two LUNs because to two Read-Write Partitions.
  - Each Read-Write Partition can be divided into Public Zone and Private Zone further.
  - Private Zone can be protected by password.
  - Capacity of each Partition and Zone can sizeable while factory initialization or by application program through vendor specific command.

## 4. Block Diagram



## 5. Pin Assignment

### 5.1 SK6238xxPMC4 48-pin LQFP Pin Assignment



## 5.2 Pin Definitions

| Pin # | Pin Name | Type      | Description   |
|-------|----------|-----------|---|
| 1     | WP_SW    | In        | Write protect switch.   |
| 2     | R/B_1    | In        | Flash ready/busy 1.   |
| 3     | VDD      | Power In  | Core power.   |
| 4     | VCC      | Power In  | I/O power.  |
| 5     | R/B_0    | In        | Flash ready/busy 0.   |
| 6     | FOE_N    | O         | Flash output enable.  |
| 7     | FCE0     | O         | Flash chip enable 0.  |
| 8     | FCE1     | O         | Flash chip enable 1.  |
| 9     | VSS      | Power     | Digital ground.   |
| 10    | FD7      | I/O       | Flash data bus bit7.  |
| 11    | FD6      | I/O       | Flash data bus bit6.  |
| 12    | FD5      | I/O       | Flash data bus bit5.  |
| 13    | FD4      | I/O       | Flash data bus bit4.  |
| 14    | VCC      | Power In  | I/O power.  |
| 15    | VCC      | Power In  | I/O power.  |
| 16    | VDD      | Power In  | Core power.   |
| 17    | VCC      | Power In  | I/O power.  |
| 18    | FD3      | I/O       | Flash data bus bit3.  |
| 19    | FD2      | I/O       | Flash data bus bit2.  |
| 20    | FD1      | I/O       | Flash data bus bit1.  |
| 21    | FD0      | I/O       | Flash data bus bit0.  |
| 22    | VSS      | Power     | Digital ground.   |
| 23    | FWP_N    | O         | Flash write protect.  |
| 24    | FEW_N    | O         | Flash write enable for flash data.                                    |
| 25    | FALE     | O         | Flash address latch enable.   |
| 26    | FCLE     | O         | Flash command latch enable.   |
| 27    | TEST_N   | I         | Test pin. Low for test mode. The pin had a default pull-up resistor.  |
| 28    | VCC      | Power In  | I/O power.  |
| 29    | VDD      | Power In  | Core power.   |
| 30    | VCC      | Power In  | I/O power.  |
| 31    | FDQS     | I/O       | Flash DQS pin for DDR flash.  |
| 32    | REL_N    | I         | No connection for normal use. The pin had a default pull-up resistor. |
| 33    | BCE_N    | I         | No connection for normal use. The pin had a default pull-up resistor. |
| 34    | FCE3     | O         | Flash chip enable 3.  |
| 35    | FCE2     | O         | Flash chip enable 2.  |
| 36    | VSS      | Power     | Digital ground.   |
| 37    | VCCA5V   | Power In  | Vbus 5V power input.  |
| 38    | V33_OUT  | Power Out | Regulated 3.3V power output.  |
| 39    | V33_OUT  | Power Out | Regulated 3.3V power output.  |
| 40    | V12_OUT  | Power out | Regulated 1.2V power output.  |
| 41    | AGND     | Power     | Analog ground.  |
| 42    | DM       | I/O       | USB D-.   |
| 43    | DP       | I/O       | USB D+.   |
| 44    | RREF     | In        | USB PHY reference resistor.   |
| 45    | AVDD     | Power In  | Analog 3.3V input.  |
| 46    | AGND     | Power     | Analog ground.  |
| 47    | VSS      | Power     | Digital ground.   |
| 48    | LED      | O         | LED output.   |

## 6. Electrical Specifications

### 6.1 Absolute Maximum Ratings

Following table shows SK6238xx stress ratings only. Extended exposure to the maximum ratings might degrade device reliability. Although has protective circuitry to resist damage from electrostatic discharge (ESD), precautions should always be taken to avoid high voltage or electric field.

| Symbol                              | Parameter                                 | Min  | Max  | Unit |
|-------------------------------------|---|------|------|------|
| Tstg                                | Storage Temperature                       | - 55 | +150 | °C   |
| Ta                                  | Ambient Operating Temperature, Commercial | -45  | +85  | °C   |
| V <sub>AVDD</sub>                   | Analog 3.3V Input Voltage                 | 3.0  | 3.6  | V    |
| V <sub>VCC</sub> , V <sub>VDD</sub> | Core and I/O supply Voltage               | 3.0  | 3.6  | V    |
| V <sub>VCCA5V</sub>                 | USB +5.0V Input Voltage                   | -0.3 | 5.25 | V    |

Note, this table contains preliminary data and may be updated in a later version.

### 6.2 DC Characteristics

| Symbol                              | Description  | Min.      | Typ. | Max.     | Unit |
|-------------------------------------|--|-----------|------|----------|------|
| V <sub>AVDD</sub>                   | Analog 3.3V Input Voltage                                | 3.0       | 3.3  | 3.6      | V    |
| V <sub>VCC</sub> , V <sub>VDD</sub> | Digital 3.3V Input Voltage                               | 3.0       | 3.3  | 3.6      | V    |
| V <sub>VCCA5V</sub>                 | USB +5.0V Input Voltage                                  | 4.40      | 5.0  | 5.25     | V    |
| V <sub>V33_out</sub>                | Regulated 3.3V Output Voltage (at 350mA current loading) | 3.0       | 3.3  | 3.6      | V    |
| V <sub>V12_out</sub>                | Regulated 1.2V Output Voltage                            | 1.08      | 1.2  | 1.32     | V    |
| V <sub>IH</sub>                     | Input Voltage High                                       | 0.625*VCC |      |          | V    |
| V <sub>IL</sub>                     | Input Voltage Low  |           |      | 0.25*VCC | V    |
| V <sub>OH</sub>                     | Output Voltage High                                      | 0.8*VCC   |      |          | V    |
| V <sub>OL</sub>                     | Output Voltage Low                                       |           |      | 0.2*VCC  | V    |
| C <sub>in</sub>                     | Input Pin Capacitance                                    |           |      | 10       | pF   |

Note, this table contains preliminary data and may be updated in a later version.



## 6.3 AC Characteristics, ONFI 2.0 Synchronous Interface

The specification of timing parameters of ONFI 2.0 Source Synchronous modes are listed below. The real AC timing is subjective to change due to FW revision.


| Parameter       | Mode 0   |              | Mode 1 |              | Mode 2 |              | Unit |
|-----------------|--|--------------|--------|--------------|--------|--------------|------|
|                 | 50   |              | 30     |              | 20     |              | ns   |
|                 | ~20  |              | ~33    |              | ~50    |              | MHz  |
|                 | Min  | Max          | Min    | Max          | Min    | Max          |      |
| tAC             | —  | 20           | —      | 20           | —      | 20           | ns   |
| tADL            | 100  | —            | 100    | —            | 70     | —            | ns   |
| tCADf           | 25   | —            | 25     | —            | 25     | —            | ns   |
| tCADs           | 45   | —            | 45     | —            | 45     | —            | ns   |
| tCAH            | 10   | —            | 5      | —            | 4      | —            | ns   |
| tCALH           | 10   | —            | 5      | —            | 4      | —            | ns   |
| tCALS           | 10   | —            | 5      | —            | 4      | —            | ns   |
| tCAS            | 10   | —            | 5      | —            | 4      | —            | ns   |
| tCH             | 10   | —            | 5      | —            | 4      | —            | ns   |
| tCK(avg) or tCK | 50   | —            | 30     | —            | 20     | —            | ns   |
| tCK(abs)        | Minimum: tCK(avg) + tJIT(per) min<br>Maximum: tCK(avg) + tJIT(per) max |              |        |              |        |              | ns   |
| tCKH(abs)       | 0.43   | 0.57         | 0.43   | 0.57         | 0.43   | 0.57         | tCK  |
| tCKL(abs)       | 0.43   | 0.57         | 0.43   | 0.57         | 0.43   | 0.57         | tCK  |
| tCS             | 35   | —            | 25     | —            | 15     | —            | ns   |
| tDH             | 5  | —            | 2.5    | —            | 1.7    | —            | ns   |
| tDQSCK          | —  | 20           | —      | 20           | —      | 20           | ns   |
| tDQSD           | —  | 20           | —      | 20           | —      | 20           | ns   |
| tDQSH           | 0.4  | 0.6          | 0.4    | 0.6          | 0.4    | 0.6          | tCK  |
| tDQSHZ          | —  | 20           | —      | 20           | —      | 20           | ns   |
| tDQSL           | 0.4  | 0.6          | 0.4    | 0.6          | 0.4    | 0.6          | tCK  |
| tDQSQ           | —  | 5            | —      | 2.5          | —      | 1.7          | ns   |
| tDQSS           | 0.75   | 1.25         | 0.75   | 1.25         | 0.75   | 1.25         | tCK  |
| tDS             | 5  | —            | 3      | —            | 2      | —            | ns   |
| tDSH            | 0.2  | —            | 0.2    | —            | 0.2    | —            | tCK  |
| tDSS            | 0.2  | —            | 0.2    | —            | 0.2    | —            | tCK  |
| tDVW            | tDVW = tQH – tDQSQ   |              |        |              |        |              | ns   |
| tFEAT           | —  | 1            | —      | 1            | —      | 1            | μs   |
| tHP             | tHP = min(tCKL, tCKH)  |              |        |              |        |              | ns   |
| tITC            | —  | 1            | —      | 1            | —      | 1            | μs   |
| tJIT(per)       | 0.7  | 0.7          | 0.7    | 0.7          | 0.7    | 0.7          | ns   |
| tQH             | tQH = tHP – tQHS   |              |        |              |        |              | ns   |
| tQHS            | —  | 6            | —      | 3            | —      | 2            | ns   |
| tRHW            | 100  | —            | 100    | —            | 100    | —            | ns   |
| tRR             | 20   | —            | 20     | —            | 20     | —            | ns   |
| tRST            | —  | 5/10/<br>500 | —      | 5/10/<br>500 | —      | 5/10/<br>500 | μs   |

| Parameter | Mode 0 |     | Mode 1 |     | Mode 2 |     | Unit |
|-----------|--------|-----|--------|-----|--------|-----|------|
| tWB       | —      | 100 | —      | 100 | —      | 100 | ns   |
| tWHR      | 80     | —   | 60     | —   | 60     | —   | ns   |
| tWPRE     | 1.5    | —   | 1.5    | —   | 1.5    | —   | tCK  |
| tWPST     | 1.5    | —   | 1.5    | —   | 1.5    | —   | tCK  |
| tWRCK     | 20     | —   | 20     | —   | 20     | —   | ns   |
| tWW       | 100    | —   | 100    | —   | 100    | —   | ns   |


NOTE:

- tDQSHZ is not referenced to a specific voltage level, but specifies when the device output is no longer driving.
- tCK(avg) is the average clock period over any consecutive 200 cycle window.
- tCKH(abs) and tCKL(abs) include static offset and duty cycle jitter.
- This table contains preliminary data and may be updated in a later version


### 6.3.1 Command Cycle




### 6.3.2 Address Cycle




### 6.3.3 Data Input Cycle



### 6.3.4 Data Output Cycle



### 6.3.5 Set Feature Cycle




| Feature Parameter  | 7   | 6 | 5              | 4 | 3                  | 2 | 1 | 0 |
|--------------------|---|---|----------------|---|--------------------|---|---|---|
| P1                 | Reserved (0)  |   | Data Interface |   | Timing Mode Number |   |   |   |
| P2                 | Reserved (0)  |   |                |   |                    |   |   |   |
| P3                 | Reserved (0)  |   |                |   |                    |   |   |   |
| P4                 | Reserved (0)  |   |                |   |                    |   |   |   |
| Timing Mode Number | Set to the numerical value of the maximum timing mode in use by the host. Default power-on value is 0h. |   |                |   |                    |   |   |   |

## 7. Application Examples

### 7.1 Controller Selection vs. NAND

| Part#        | Async. NAND  |         |      | D R NAND     |         |      |
|--------------|--------------|---------|------|--------------|---------|------|
|              | # of channel | # of CE | VCCq | # of channel | # of CE | VCCq |
| SK6238ADPMC4 | Single       | 4       | 3.3V | Single       | 4       | 3.3V |
| SK6238xxNUC  | Single       | 4       | 3.3V | Single       | 4       | 3.3V |

### 7.2 Single Channel (Byte mode)



## 8. Package Dimension

### 8.1 48-pin LQFP

