

# SL650B & C SL651B & C

## **MODULATOR/PHASE LOCKED LOOP CIRCUITS FOR MODEMS**

The SL650/1 are versatile integrated circuits capable of performing all the common modulation functions (AM, PAM, SCAM, FM, FSK, PSK, PWM, tone-burst, delta-modulation, etc.). A wide variety of phase-locked loops can be realised using the SL650 or SL651, with all parameters accurately controllable; they can also be used to generate precise waveforms at frequencies up to 0.2MHz.

The highly accurate and stable variable frequency oscillator is programmable over a wide range of frequency by voltage, current, resistor or capacitor. In addition direct selection of one of four spot frequencies is facilitated by using the on-chip binary interface, which accepts standard logic levels at very low logic '1' input currents.

The differential input phase comparator has a wide common mode input voltage range. It has a high gain limiting amplifier at its input requiring only 1mV input to maintain lock range in a typical phase-locked loop. The current output is programmable from zero to over 2mA by an external resistor or current input, and the gain is voltage –, current –, or resistance – programmable from zero to greater than 10,000.

An auxiliary amplifier with a voltage gain of, typically, 5000 is incorpated in the SL650 for use when it is required to interface to specified levels and impedances. The auxiliary amplifier features low bias current (typically 25nA), fast recovery from overload, and a short-circuit output current of  $\pm$ 7.5mA.

The auxiliary amplifier is omitted from the SL651.

#### APPLICATIONS

- Modems
- Modulators
- Demodulators
- Tone Decoders
- Tracking Filters
- Waveform Generators

#### **QUICK REFERENCE DATA**

Supply Voltages ±6V
Operating Temperature Range -55°C to +125°C



Fig.1 Pin connections (top view)

#### FEATURES

- VFO Frequency Variable Over 100:1 Range With Same Capacitor: Linearity 0.2%
- VFO Temperature Coefficient: 'B' Types 20 ppm/°C Max. 'C' Types 20 ppm/°C Typ.
- Supply sensitivity 20 ppm/% Typ.
- VFO Phase-Continuous at Transitions
  - Binary Interface
- Phase Comparator O/P Can Swing to Supply Voltages
- On-Chip Auxiliary Amplifier (SL650)

## **ELECTRICAL CHARACTERSTICS**

Test conditions (unless otherwise stated) Supply voltage ±6V Temperature TA +22°C ±2°C)

	Pins	Value				
Characteristics		Min.	Тур.	Max.	Units	Conditions
Supply current ICC	17,19			3	mA	
Variable frequency oscillator						
Initial frequency offset error		-3	±1	+3	%	
Normal mark/space ratio		0.98	1.00	1.02	-	
Temp. coefficient of frequency			±20		ppm/°C	See note 1
Frequency variation with supplies	17, 19		±20		ppm/%	
Voltage at timing current inputs	6, 7, 8, 9		±10		mV	See note 2
VFO output, 'low' state	2		0	0.2	V	
VFO output, 'high' state	2	+1.1	+1.3		v	R <sub>L</sub> ≥10kΩ
Max. freq. of oscillation			0,5		MHz	
Binary inputs						
V <sub>in</sub> to guarantee logic 'low'	10, 11			+0.6	v	See note 3
V <sub>in</sub> to guarantee logic 'high'	10, 11	+2.4			V	
Input current	10, 11		0.05	0.25	mA	V <sub>in</sub> = +3.0V
Phase comparator						
Differential I/P offset voltage	23, 24		±2		mV	V <sub>out</sub> = 0V
Input bias current	23, 24		0.05	2.5	μΑ	$V_{in} = 0V$
Differential input resistance	23, 24		100		kΩ	
Common mode I/P voltage range	23, 24	±4			v	
Differential I/P to limit (AC)	23, 24		1.0	10	mV rms	See note 4
Output current	21, 22	±1.0	±2.0	±5.0	mA	I <sub>22</sub> = 250μA
Current gain (pin 22 to pin 21)	21, 22	±4	±10		-	See note 5
Transconductance, O/P/diff.I/P	21,23,24	±100	±250		mA/V	See note 5
Output voltage, linear range	21	±5	±5.5		V	
Output current	21			±2	μA	l <sub>22</sub> = 0
Phase comparator I/P 'low'	1	-4		-0.2	V	
Phase comparator I/P 'high'	1	+1.9		+5.3	V	
Auxiliary amplifier (SL650 only)						
Differențial I/P offset voltage	13, 14		±2		mV	V <sub>out</sub> = 0V
Input bias current	13, 14		0.025	0.5	μA	$V_{in} = 0V$
Differential I/P resistance	13, 14	0.2	3		MΩ	
Common mode I/P voltage range	13, 14	±4			v	
Voltage gain (13–14) to 15	13,14,15	1000	5000		-	
Output voltage range	15	±4	±4.8		l v	R <sub>L</sub> ≥ 2kΩ
Output current limit	15	±4	±6.5	±12	mA	

NOTES

1.

2.

З.

With a timing current of 60 $\mu$ A and f = 1kHz (C = 0.01 $\mu$ F, R = 100k $\Omega$ , supply voltages = ±6V), the temperature coefficient of frequency of the SL650C is typically ±2.5ppm/°C over the range 0°C to +40°C. This voltage applies for timing currents in the range 20 $\mu$ A to 2mA and with the relevant input selected. In the unselected state the voltage is typically +0.6V. The 'low' state is maintained when the inputs are open-circuited. Limiting will occur earlier if the output (pin 21) voltage-limits first. For a control current input to ju 22 of 250 $\mu$ A. The sign of the transconductance is positive when the signal input is positive and the VFO output (or phase comparator input) is 'high'. 4. 5.

## **ABSOLUTE MAXIMUM RATINGS**

Supply voltages	± 7.5V
Storage temperature	–55° to +175°C
Operating temperature	–55° to +125°C
Input voltages	Not greater than supplies



Fig. 2 Circuit diagram of SL650/SL651

## **OPERATING NOTES**

#### **Basic VFO Relationships**

The VFO free-running frequency is inversely proportional to the value of the tuning capacitor C, connected to pins 4 and 5, and directly proportional to the VFO timing current (see Fig.3). Four current switches, controlled by TTL-compatible logic inputs on pins 10 and 11 select a combination of external resistors (connected to pins 6, 7, 8 and 9) which determine the VFO timing current. When both logic inputs are low, open-circuit, or connected to 0 V however, then only the current switch associated with pin 7 is closed. the VFO timing current is then determined solely by the value of one resistor (R2 in Fig.3), and by the negative voltage connected to that resistor.

In this simplified configuration, as shown in Fig.4 the VFO frequency is determined by the relationship.

$$f = \frac{1}{CR} \cdot \frac{V_R}{V_3}$$

where f is in kHz, V in volts, C in  $\mu$ F and R in k $\Omega$ . If the timing resistor R is returned to the VFO negative supply (pin 3), then

$$V_R = V_3$$
  
and  $f = \frac{1}{CR}$ 

Pin 3 is normally connected to the chip negative supply; if, however, pin 3 is connected to a separate

negative supply then the VFO can be voltage-controlled, and the VFO frequency will be:

$$f = \frac{1}{CR} \cdot \frac{V}{V_C}$$

where V- is the chip and timing resistor negative supply and  $V_{C}$  is the control voltage connected to pin 3



Fig. 3 VFO and binary interface



Fig. 4 VFO basic configuration

## SL650/SL651B/C

The timing current I should be between  $20\mu A$  and 2mA, corresponding to a value for R between  $3k\Omega$  and  $300k\Omega$  with supplies of ±6V. For accurate timing, CR should be greater than 5 $\mu$ s.

When the binary interface is used as shown in Fig.3 the VFO free-running frequency is dependent on the logic input states, as shown in Table 1.

Pin 10	Pin 11	Timing Pins	VFO Frequency
LO	LO	7	$\frac{1}{CR_2}$
LO	н	6&7	$\frac{1}{CR_2} + \frac{1}{CR_1}$
н	LO	8	$\frac{1}{CR_3}$
н	ні	8&9	$\frac{1}{CR_3} + \frac{1}{CR_4}$

Table 1 Binary interface relationships

#### Auxiliary amplifier

Internal compensation provides stability down to a closed loop gain of typically 20dB. A 30pF capacitor connected between pins 16 and 15 will give compensation down to a closed loop gain of unity. The output is short circuit protected but is not recommended for driving loads less than 2k

#### Phase Comparator

The phase comparator parameters are defined as follows (see Fig.5):

Overall transconductance = 
$$\frac{I_{21}}{V_{24} - V_{23}}$$
  
Overall voltage gain =  $\frac{V_{21}}{V_{24} - V_{23}}$ 

The input amplifier will limit when the peak input  $(V_{24} - V_{23})$  exceed ±5mV (typ.). It is recommended that  $R_L$  is kept below  $5k\Omega$  to avoid saturating the output and introducing de-saturation delays.



Fig. 5 Phase comparator