

# **SLD830C/SLU830C**


## **500V N-Channel MOSFET**

### **General Description**

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as DC/DC converters and high efficiency switching for power management in portable and battery operated products.

### **Features**

- 4.0A, 500V,  $R_{DS(on)} = 1.5\Omega @ V_{GS} = 10\text{ V}$
- Low gate charge ( typical 20nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### **Absolute Maximum Ratings**

$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	SLD830C / SLU830C	Units
$V_{DSS}$	Drain-Source Voltage	500	V
$I_D$	Drain Current - Continuous ( $T_C = 25^\circ\text{C}$ )	4.0	A
	- Continuous ( $T_C = 100^\circ\text{C}$ )	2.4	A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	A
$V_{GSS}$	Gate-Source Voltage	$\pm 30$	V
EAS	Single Pulsed Avalanche Energy	(Note 2)	mJ
$I_{AR}$	Avalanche Current	(Note 1)	A
$E_{AR}$	Repetitive Avalanche Energy	(Note 1)	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$	(Note 3)	V/ns
$P_D$	Power Dissipation ( $T_C = 25^\circ\text{C}$ )	48	W
	- Derate above $25^\circ\text{C}$	0.38	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

### **Thermal Characteristics**

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	2.6	$^\circ\text{C}/\text{W}$
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	--	50	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	110	$^\circ\text{C}/\text{W}$

## Electrical Characteristics


$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.5	--	$\text{V}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 500 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	--	--	1	$\mu\text{A}$
		$V_{\text{DS}} = 400 \text{ V}, T_C = 125^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA
<b>On Characteristics</b>						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	2.0	--	4.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 2.0 \text{ A}$	--	1.1	1.5	$\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 40 \text{ V}, I_D = 2.0 \text{ A}$ (Note 4)	--	4.7	--	S
<b>Dynamic Characteristics</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	520	--	pF
$C_{\text{oss}}$	Output Capacitance		--	80	--	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	15	--	pF
<b>Switching Characteristics</b>						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 250 \text{ V}, I_D = 5.0 \text{ A}, R_G = 25 \Omega$ (Note 4, 5)	--	10	--	ns
$t_r$	Turn-On Rise Time		--	50	--	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	50	--	ns
$t_f$	Turn-Off Fall Time		--	50	--	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 400 \text{ V}, I_D = 5.0 \text{ A}, V_{\text{GS}} = 10 \text{ V}$ (Note 4, 5)	--	20	--	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	2.5	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	10	--	nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_s$	Maximum Continuous Drain-Source Diode Forward Current	--	--	4.0	--	A
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	16	--	A
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_s = 4.0 \text{ A}$	--	--	1.4	V
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}, I_s = 5.0 \text{ A}, dI_F / dt = 100 \text{ A/us}$ (Note 4)	--	260	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	2.0	--	uC


**Notes:**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $L = 22\text{mH}$ ,  $I_{AS} = 5.0\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 5.0\text{A}$ ,  $dI/dt \leq 200\text{A/us}$ ,  $V_{DD} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs  
Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage  
Variation with Source Current  
and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**


### Typical Characteristics (Continued)




**Figure 7. Breakdown Voltage Variation vs Temperature**




**Figure 8. On-Resistance Variation vs Temperature**



**Figure 9. Maximum Safe Operating Area**




**Figure 10. Maximum Drain Current vs Case Temperature**




**Figure 11. Transient Thermal Response Curve**


### Gate Charge Test Circuit & Waveform



### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms



### Peak Diode Recovery dv/dt Test Circuit & Waveforms

