






SLD8N65U / SLU8N65U 600V N-Channel MOSFET

General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 7.5A, 650V, $R_{DS(on)} = 1.35\Omega @ V_{GS} = 10V$
- Low gate charge (typical 32nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25^\circ C$ unless otherwise noted

| Symbol | Parameter | SLD8N65U | SLU8N65U | Units |
|----------------|---|-------------|----------|---------------|
| V_{DSS} | Drain-Source Voltage | 650 | | V |
| I_D | Drain Current - Continuous ($T_C = 25^\circ C$) - Continuous ($T_C = 100^\circ C$) | 7.5 | | A |
| | | 4.6 | | A |
| I_{DM} | Drain Current - Pulsed (Note 1) | 28 | | A |
| V_{GSS} | Gate-Source Voltage | ± 30 | | V |
| EAS | Single Pulsed Avalanche Energy (Note 2) | 710 | | mJ |
| I_{AR} | Avalanche Current (Note 1) | 7.5 | | A |
| E_{AR} | Repetitive Avalanche Energy (Note 1) | 12.6 | | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | 4.5 | | V/ns |
| P_D | Power Dissipation ($T_C = 25^\circ C$) - Derate above $25^\circ C$ | 120 | | W |
| | | 0.96 | | W/ $^\circ C$ |
| T_J, T_{STG} | Operating and Storage Temperature Range | -55 to +150 | | $^\circ C$ |
| T_L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 300 | | $^\circ C$ |

Thermal Characteristics

| Symbol | Parameter | Max | | Units |
|-----------------|---|----------|----------|--------------|
| | | SLD8N65U | SLU8N65U | |
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | 1.04 | | $^\circ C/W$ |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 62.5 | | $^\circ C/W$ |

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|---|---|---|-----|------|------|---------------------|
| Off Characteristics | | | | | | |
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$ | 650 | -- | -- | V |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C | -- | 0.64 | -- | V/ $^\circ\text{C}$ |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 650\text{ V}, V_{GS} = 0\text{ V}$ | -- | -- | 10 | μA |
| | | $V_{DS} = 520\text{ V}, T_C = 125^\circ\text{C}$ | -- | -- | 100 | μA |
| I_{GSSF} | Gate-Body Leakage Current, Forward | $V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$ | -- | -- | 100 | nA |
| I_{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$ | -- | -- | -100 | nA |
| On Characteristics | | | | | | |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$ | 2.0 | -- | 4.0 | V |
| $R_{DS(on)}$ | Static Drain-Source On-Resistance | $V_{GS} = 10\text{ V}, I_D = 3.5\text{ A}$ | -- | 1.05 | 1.35 | Ω |
| g_{FS} | Forward Transconductance | $V_{DS} = 40\text{ V}, I_D = 3.5\text{ A}$ (Note 4) | -- | 7.5 | -- | S |
| Dynamic Characteristics | | | | | | |
| C_{iss} | Input Capacitance | $V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$ | -- | 1100 | -- | pF |
| C_{oss} | Output Capacitance | | -- | 251 | -- | pF |
| C_{riss} | Reverse Transfer Capacitance | | -- | 14 | -- | pF |
| Switching Characteristics | | | | | | |
| $t_{d(on)}$ | Turn-On Delay Time | $V_{DD} = 300\text{ V}, I_D = 7.5\text{ A},$ $R_G = 25\text{ }\Omega$ (Note 4, 5) | -- | 11 | -- | ns |
| t_r | Turn-On Rise Time | | -- | 35 | -- | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | -- | 46 | -- | ns |
| t_f | Turn-Off Fall Time | | -- | 40 | -- | ns |
| Q_g | Total Gate Charge | $V_{DS} = 520\text{ V}, I_D = 7.5\text{ A},$ $V_{GS} = 10\text{ V}$ (Note 4, 5) | -- | 32 | -- | nC |
| Q_{gs} | Gate-Source Charge | | -- | 6 | -- | nC |
| Q_{gd} | Gate-Drain Charge | | -- | 15 | -- | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| I_S | Maximum Continuous Drain-Source Diode Forward Current | | -- | -- | 7.5 | A |
| I_{SM} | Maximum Pulsed Drain-Source Diode Forward Current | | -- | -- | 28 | A |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0\text{ V}, I_S = 7.5\text{ A}$ | -- | -- | 1.4 | V |
| t_{rr} | Reverse Recovery Time | $V_{GS} = 0\text{ V}, I_S = 7.5\text{ A},$ | -- | 345 | -- | ns |
| Q_{rr} | Reverse Recovery Charge | $di_F / dt = 100\text{ A/us}$ (Note 4) | -- | 3.2 | -- | μC |

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L=27\text{mH}, I_{AS} = 7.5\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\text{ }\Omega$, Starting $T_J = 25^\circ\text{ C}$
3. $I_{SD} \leq 7.5\text{ A}, di/dt \leq 300\text{ A/us}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{ C}$
4. Pulse Test : Pulse width $\leq 300\text{ }\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Avalanche Energy vs Case Temperature

Typical Characteristics (Continued)








Figure 12. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms

