


AMI5HG 0.5 micron CMOS Gate Array

Description

SLF00x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low.

Logic Symbol	Truth Table																																																																		
	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>SD</th> <th>SE</th> <th>SCE</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>X</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>L</td> <td>X</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>NC</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	C	D	SD	SE	SCE	Q	↑	H	X	L	L	H	↑	L	X	L	L	L	↑	X	H	H	L	H	↑	X	L	H	L	L	L	X	X	X	L	NC	L	H	X	L	H	H	L	L	X	L	H	L	L	X	H	H	H	H	L	X	L	H	H	L	H	X	X	X	H	NC
	C	D	SD	SE	SCE	Q																																																													
	↑	H	X	L	L	H																																																													
	↑	L	X	L	L	L																																																													
	↑	X	H	H	L	H																																																													
	↑	X	L	H	L	L																																																													
	L	X	X	X	L	NC																																																													
	L	H	X	L	H	H																																																													
	L	L	X	L	H	L																																																													
	L	X	H	H	H	H																																																													
L	X	L	H	H	L																																																														
H	X	X	X	H	NC																																																														

Core Logic

HDL Syntax

Verilog SLF00x *inst_name* (Q, C, D, SCE, SD, SE);

VHDL *inst_name*: SLF00x port map (Q, C, D, SCE, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	SLF001	SLF002	SLF004	SLF006
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SCE	2.1	2.1	2.1	2.1

AMI5HG 0.5 micron CMOS Gate Array

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
SLF001	12.0	TBD	28.7
SLF002	14.0	TBD	33.2
SLF004	16.0	TBD	37.2
SLF006	16.0	TBD	34.2

a. See page 2-15 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	SLF001	From: C	t _{PLH}	1.13	1.25	1.37	1.49
To: Q		t _{PHL}	1.29	1.43	1.57	1.73	1.85
From: D		t _{PLH}	0.93	1.03	1.15	1.30	1.42
To: Q		t _{PHL}	1.19	1.34	1.48	1.62	1.72
From: SCE		t _{PLH}	0.88	0.98	1.11	1.25	1.36
To: Q		t _{PHL}	1.01	1.15	1.29	1.45	1.55
SLF002	From: SD	t _{PLH}	0.95	1.05	1.17	1.32	1.43
	To: Q	t _{PHL}	1.17	1.32	1.46	1.61	1.71
	From: SE	t _{PLH}	1.01	1.08	1.20	1.36	1.51
	To: Q	t _{PHL}	1.30	1.45	1.59	1.73	1.83
	Number of Equivalent Loads		1	8	15	22	30 (max)
	SLF002	From: C	t _{PLH}	1.09	1.19	1.28	1.37
To: Q		t _{PHL}	1.27	1.40	1.51	1.61	1.72
From: D		t _{PLH}	0.92	1.05	1.15	1.23	1.33
To: Q		t _{PHL}	1.15	1.32	1.43	1.52	1.61
From: SCE		t _{PLH}	0.80	0.94	1.05	1.14	1.25
To: Q		t _{PHL}	0.94	1.11	1.23	1.33	1.44
SLF002	From: SD	t _{PLH}	0.92	1.03	1.13	1.23	1.34
	To: Q	t _{PHL}	1.11	1.26	1.38	1.49	1.61
	From: SE	t _{PLH}	0.99	1.11	1.21	1.31	1.40
	To: Q	t _{PHL}	1.27	1.39	1.50	1.61	1.72

Core Logic

AMI5HG 0.5 micron CMOS Gate Array

	Number of Equivalent Loads		1	14	28	42	56 (max)
	SLF004	From: C	t_{PLH}	1.15	1.25	1.35	1.46
To: Q		t_{PHL}	1.30	1.46	1.61	1.73	1.83
From: D		t_{PLH}	0.96	1.09	1.19	1.27	1.35
To: Q		t_{PHL}	1.20	1.40	1.52	1.62	1.69
From: SCE		t_{PLH}	0.90	1.03	1.13	1.22	1.30
To: Q		t_{PHL}	1.04	1.21	1.32	1.41	1.49
SLF006	From: SD	t_{PLH}	0.97	1.09	1.19	1.29	1.38
	To: Q	t_{PHL}	1.21	1.35	1.47	1.58	1.68
	From: SE	t_{PLH}	1.03	1.15	1.26	1.36	1.45
	To: Q	t_{PHL}	1.37	1.52	1.63	1.73	1.81
	Number of Equivalent Loads		1	21	42	62	83 (max)
	SLF006	From: C	t_{PLH}	1.19	1.29	1.40	1.50
To: Q		t_{PHL}	1.39	1.57	1.70	1.82	1.93
From: D		t_{PLH}	0.99	1.15	1.24	1.32	1.40
To: Q		t_{PHL}	1.31	1.47	1.59	1.71	1.84
From: SCE		t_{PLH}	0.97	1.07	1.17	1.26	1.36
To: Q		t_{PHL}	1.10	1.29	1.41	1.50	1.60
SLF006	From: SD	t_{PLH}	1.04	1.13	1.23	1.34	1.45
	To: Q	t_{PHL}	1.21	1.45	1.58	1.66	1.73
	From: SE	t_{PLH}	1.09	1.25	1.34	1.42	1.49
	To: Q	t_{PHL}	1.38	1.58	1.71	1.79	1.88

Core Logic

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			SLF001	SLF002	SLF004	SLF006
Min C Width	High	t_w	1.23	1.23	1.31	1.38
Min C Width	Low	t_w	0.83	0.87	0.87	0.87
Min D Setup		t_{su}	0.67	0.72	0.72	0.72
Min D Hold		t_h	0.14	0.14	0.14	0.14
Min SD Setup		t_{su}	0.67	0.72	0.72	0.72
Min SD Hold		t_h	0.14	0.14	0.14	0.14
Min SE Setup		t_{su}	0.81	0.85	0.85	0.85
Min SE Hold		t_h	0.14	0.14	0.14	0.14

AMI5HG 0.5 micron CMOS Gate Array

From	Delay (ns) To	Parameter	Cell			
			SLF001	SLF002	SLF004	SLF006
Min SCE Setup		t_{su}	0.98	0.98	1.06	1.13
Min SCE Hold		t_h	1.03	1.05	1.09	1.13

Logic Schematic

Core Logic

