

# SLP18N40C / SLF18N40C


## 500V N-Channel MOSFET

### General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

### Features

- 18A, 400V,  $R_{DS(on)\text{ typ.}} = 0.20\Omega @ V_{GS} = 10\text{ V}$
- Low gate charge ( typical 50nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	SLP18N40C	SLF18N40C	Units
$V_{DSS}$	Drain-Source Voltage	400		V
$I_D$	Drain Current - Continuous ( $T_c = 25^\circ\text{C}$ )	18	18 *	A
	- Continuous ( $T_c = 100^\circ\text{C}$ )	10.8	10.8 *	A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	72	A
$V_{GSS}$	Gate-Source Voltage		$\pm 30$	V
EAS	Single Pulsed Avalanche Energy	(Note 2)	711	mJ
$I_{AR}$	Avalanche Current	(Note 1)	18	A
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	20.25	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
$P_D$	Power Dissipation ( $T_c = 25^\circ\text{C}$ )	202.5	40	W
	- Derate above $25^\circ\text{C}$	1.62	0.32	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	$^\circ\text{C}$

\* Drain current limited by maximum junction temperature.

### Thermal Characteristics

Symbol	Parameter	SLP18N40C	SLF18N40C	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.61	3.11	$^\circ\text{C}/\text{W}$
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	--	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	$^\circ\text{C}/\text{W}$

## Electrical Characteristics


$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	400	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.5	--	$\text{V}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 400 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	--	--	1	$\mu\text{A}$
		$V_{\text{DS}} = 320 \text{ V}, T_C = 125^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA
<b>On Characteristics</b>						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	3.0	--	5.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 9.0 \text{ A}$	--	0.20	0.25	$\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 40 \text{ V}, I_D = 9.0 \text{ A}$ (Note 4)	--	15	--	S
<b>Dynamic Characteristics</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	2135	--	pF
$C_{\text{oss}}$	Output Capacitance		--	255	--	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	35	--	pF
<b>Switching Characteristics</b>						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 200 \text{ V}, I_D = 18 \text{ A}, R_G = 25 \Omega$ (Note 4, 5)	--	50	--	ns
$t_r$	Turn-On Rise Time		--	170	--	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	90	--	ns
$t_f$	Turn-Off Fall Time		--	80	--	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 320 \text{ V}, I_D = 18 \text{ A}, V_{\text{GS}} = 10 \text{ V}$ (Note 4, 5)	--	50	--	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	10.5	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	24	--	nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_s$	Maximum Continuous Drain-Source Diode Forward Current	--	--	18	--	A
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	72	--	A
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_s = 18 \text{ A}$	--	--	1.4	V
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}, I_s = 18 \text{ A}, dI_F / dt = 100 \text{ A/us}$ (Note 4)	--	450	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	5.5	--	uC


**Notes:**

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $L = 5\text{mH}, I_{AS} = 18\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
- $I_{SD} \leq 18\text{A}, di/dt \leq 200\text{A/us}, V_{DD} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J = 25^\circ\text{C}$
- Pulse Test : Pulse width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$
- Essentially independent of operating temperature


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature**










**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**

## Typical Characteristics (Continued)




**Typical Characteristics** (Continued)**Figure 11-1. Transient Thermal Response Curve for SLP18N40C****Figure 11-2. Transient Thermal Response Curve for SLF18N40C**


### Gate Charge Test Circuit & Waveform



### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms



### Peak Diode Recovery dv/dt Test Circuit & Waveforms

