Maplesemi

SLP2N65UZ / SLF2N65UZ
650V N-Channel MOSFET

General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology.
This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 2.0A, 650V, $R_{DS(on)\ typ.}$ = 4.3Ω@V_{GS} = 10 V
- Low gate charge (typical 6.5nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability





Absolute Maximum Ratings

T_C = 25°C unless otherwise noted

Symbol	Parameter		SLP2N65UZ	SLF2N65UZ	Units
V_{DSS}	Drain-Source Voltage		650		V
I_D	Drain Current - Continuous (T_C = 25℃)		2	2 *	A
	- Continuous (T_C = 100℃)		1.2	1.2 *	A
I_{DM}	Drain Current - Pulsed	(Note 1)	8	8 *	A
V_{GSS}	Gate-Source Voltage		±30		V
EAS	Single Pulsed Avalanche Energy	(Note 2)	100		mJ
I_{AR}	Avalanche Current	(Note 1)	2		A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	4.5		mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5		V/ns
P_D	Power Dissipation (T_C = 25℃)		45	30	W
	- Derate above 25℃		0.36	0.24	W/℃
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150		℃
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300		℃

* Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	SLP2N65UZ	SLF2N65UZ	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.8	4.2	℃/W
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	--	℃/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	℃/W

Electrical Characteristics

T_C = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 uA	650	--	--	V
$\triangle BV_{DSS}$ / $\triangle T_J$	Breakdown Voltage Temperature Coefficient	I_D = 250 uA, Referenced to 25℃	--	0.6	--	V/℃
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 650 V, V_{GS} = 0 V	--	--	1	uA
		V_{DS} = 520 V, T_C = 125℃	--	--	10	uA
I_{GSSF}	Gate-Body Leakage Current, Forward	V_{GS} = 20 V, V_{DS} = 0 V	--	--	10	uA
I_{GSSR}	Gate-Body Leakage Current, Reverse	V_{GS} = -20 V, V_{DS} = 0 V	--	--	-10	uA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 uA	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	V_{GS} = 10 V, I_D = 1.0 A	--	4.3	5.3	Ω
g_{FS}	Forward Transconductance	V_{DS} = 40 V, I_D = 1.0 A (Note 4)	--	0.5	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz	--	275	--	pF
C_{oss}	Output Capacitance		--	30	--	pF
C_{rss}	Reverse Transfer Capacitance		--	2	--	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 325 V, I_D = 2 A, R_G = 25 Ω (Note 4, 5)	--	10	--	ns
t_r	Turn-On Rise Time		--	30	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	40	--	ns
t_f	Turn-Off Fall Time		--	40	--	ns
Q_g	Total Gate Charge	V_{DS} = 520 V, I_D = 2.0 A, V_{GS} = 10 V (Note 4, 5)	--	6.5	--	nC
Q_{gs}	Gate-Source Charge		--	2.2	--	nC
Q_{gd}	Gate-Drain Charge		--	2.5	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	2	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	8	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 2.0 A	--	--	1.4	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_S = 2.0 A, dI_F / dt = 100 A/us (Note 4)	--	200	--	ns
Q_{rr}	Reverse Recovery Charge		--	0.75	--	uC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. I_{AS} = 2.0A, V_{DD} = 50V, R_G = 25Ω, Starting T_J = 25°C
3. I_{SD} ≤ 2.0A, di/dt ≤ 200A/us, V_{DD} ≤ $BV_{DSS,}$ Starting T_J = 25°C
4. Pulse Test : Pulse width ≤ 300us, Duty cycle ≤ 2%
5. Essentially independent of operating temperature

Typical Characteristics



Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)



Figure 7. Breakdown Voltage Variation vs Temperature



Figure 8. On-Resistance Variation vs Temperature



Figure 9-1. Maximum Safe Operating Area For SLP2N65UZ



Figure 9-2. Maximum Safe Operating Area For SLF2N65UZ



Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)



Figure 11-1. Transient Thermal Response Curve for SLP2N65UZ



Figure 11-2. Transient Thermal Response Curve for SLF2N65UZ

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms



$$E_{AS} = \frac{1}{2} L_L I_{AS}^2 \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$$



Peak Diode Recovery dv/dt Test Circuit & Waveforms