



# SLP2N65UZ / SLF2N65UZ

## 650V N-Channel MOSFET



SLP2N65UZ / SLF2N65UZ

### General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

### Features

- 2.0A, 650V,  $R_{DS(on) typ.} = 4.3\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 6.5nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	SLP2N65UZ	SLF2N65UZ	Units
V <sub>DSS</sub>	Drain-Source Voltage	650		V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)	2	2 *	A
		1.2	1.2 *	A
I <sub>DM</sub>	Drain Current - Pulsed (Note 1)	8	8 *	A
V <sub>GSS</sub>	Gate-Source Voltage	±30		V
EAS	Single Pulsed Avalanche Energy (Note 2)	100		mJ
I <sub>AR</sub>	Avalanche Current (Note 1)	2		A
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)	4.5		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5		V/ns
P <sub>D</sub>	Power Dissipation (T <sub>C</sub> = 25°C) - Derate above 25°C	45	30	W
		0.36	0.24	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150		°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300		°C

\* Drain current limited by maximum junction temperature.

### Thermal Characteristics

Symbol	Parameter	SLP2N65UZ	SLF2N65UZ	Units
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	2.8	4.2	°C/W
R <sub>θJS</sub>	Thermal Resistance, Case-to-Sink Typ.	0.5	--	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

**Electrical Characteristics**T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	650	--	--	V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	--	0.6	--	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V	--	--	1	μA
		V <sub>DS</sub> = 520 V, T <sub>C</sub> = 125°C	--	--	10	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	--	--	10	μA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	--	--	-10	μA
<b>On Characteristics</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	--	4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.0 A	--	4.3	5.3	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 1.0 A (Note 4)	--	0.5	--	S
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	--	275	--	pF
C <sub>oss</sub>	Output Capacitance		--	30	--	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		--	2	--	pF
<b>Switching Characteristics</b>						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 2 A, R <sub>G</sub> = 25 Ω (Note 4, 5)	--	10	--	ns
t <sub>r</sub>	Turn-On Rise Time		--	30	--	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		--	40	--	ns
t <sub>f</sub>	Turn-Off Fall Time		--	40	--	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 520 V, I <sub>D</sub> = 2.0 A, V <sub>GS</sub> = 10 V (Note 4, 5)	--	6.5	--	nC
Q <sub>gs</sub>	Gate-Source Charge		--	2.2	--	nC
Q <sub>gd</sub>	Gate-Drain Charge		--	2.5	--	nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		--	--	2	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		--	--	8	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.0 A	--	--	1.4	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.0 A,	--	200	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge	di <sub>F</sub> / dt = 100 A/us (Note 4)	--	0.75	--	μC

**Notes:**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. I<sub>AS</sub> = 2.0A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25Ω, Starting T<sub>J</sub> = 25°C
3. I<sub>SD</sub> ≤ 2.0A, di/dt ≤ 200A/us, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C
4. Pulse Test : Pulse width ≤ 300us, Duty cycle ≤ 2%
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area For SLP2N65UZ




Figure 9-2. Maximum Safe Operating Area For SLF2N65UZ




Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for SLP2N65UZ








Figure 11-2. Transient Thermal Response Curve for SLF2N65UZ



### Gate Charge Test Circuit & Waveform



### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms



### Peak Diode Recovery dv/dt Test Circuit & Waveforms

