



Clock Divider and Chip Select Extender

General Description

Renesas SLG7NT4779 is a low power and small form device. The SoC is housed in a 1.6 x 1.6 mm STQFN package which is optimal for using with small devices.

Features

- Low Power Consumption
- Pb-Free / RoHS Compliant
- Halogen-Free
- STQFN-12 Package

Output Summary

- 3 Outputs — Push Pull 1X
- 1 Output — 3-State 1X

Pin Configuration

			CLK_DIV	NC		
VDD	1	12	11	10	MISO_S	
MISO	2			9	MOSI_S	
CLK	3			8	CS_EXT	
MOSI	4	5	6	7	GND	
		EN	CS			

**STQFN-12
TOP VIEW**



Clock Divider and Chip Select Extender

Pin Configuration

Pin #	Pin Name	Type	Pin Description
1	VDD	PWR	Supply Voltage
2	MISO	Digital Input	Digital Input without Schmitt trigger
3	CLK	Digital Input	Digital Input without Schmitt trigger
4	MOSI	Digital Input	Digital Input without Schmitt trigger
5	EN	Digital Input	Digital Input without Schmitt trigger
6	CS	Digital Input	Digital Input without Schmitt trigger
7	GND	GND	Ground
8	CS_EXT	Digital Output	Push Pull 1X
9	MOSI_S	Digital Output	Push Pull 1X
10	MISO_S	Digital Output	3-State Output 1X
11	NC	--	Keep Floating or Connect to GND
12	CLK_DIV	Digital Output	Push Pull 1X

Ordering Information

Part Number	Package Type
SLG7NT4779V	V=STQFN-12
SLG7NT4779VTR	STQFN-12 – Tape and Reel (3k units)



Clock Divider and Chip Select Extender

Absolute Maximum Conditions

Parameter	Min.	Max.	Unit
V _{HIGH} to GND	-0.3	7	V
Voltage at input pins	-0.3	7	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	125	°C
Junction temperature	--	150	°C
ESD Protection (Human Body Model)	2000	--	V
ESD Protection (Charged Device Model)	1000	--	V
Moisture Sensitivity Level	1		


Electrical Characteristics

(@ 25°C, unless otherwise stated)

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		3	3.3	3.6	V
T _A	Operating Temperature		-40	25	85	°C
I _Q	Quiescent Current	Static inputs and outputs	--	1	--	µA
V _O	Maximal Voltage Applied to any PIN in High-Impedance State		--	--	VDD	V
I _O	Maximal Average or DC Current (note 1)	Per Each Chip Side	--	--	90	mA
V _{IH}	HIGH-Level Input Voltage	Logic Input, at VDD=3.3V	1.78	--	VDD	V
V _{IL}	LOW-Level Input Voltage	Logic Input, at VDD=3.3V	--	--	1.21	V
I _{IH}	HIGH-Level Input Current	Logic Input PINs; V _{IN} = VDD	-1.0	--	1.0	µA
I _{IL}	LOW-Level Input Current	Logic Input PINs; V _{IN} = 0V	-1.0	--	1.0	µA
V _{OH}	HIGH-Level Output Voltage (note 1)	Push Pull & PMOS OD, I _{OH} = 3mA, 1X Driver, at VDD=3.3 V	2.71	3.09	--	V
V _{OL}	LOW-Level Output Voltage (note 1)	Push Pull, I _{OL} = 3mA, 1X Driver, at VDD=3.3 V	--	0.18	0.28	V
I _{OH}	HIGH-Level Output Current (note 1)	Push Pull & PMOS OD, V _{OH} = 2.4 V, 1X Driver, at VDD=3.3 V	5.83	10.158	--	mA
I _{OL}	LOW-Level Output Current (note 1)	Push Pull, V _{OL} = 0.4V, 1X Driver, at VDD=3.3 V	4.06	6.44	--	mA
T _{PD_CLK}	CLK to CLK_DIV Propagation Delay Time		33	--	63	ns
T _{PD_CS}	CS to CS_N Propagation Delay Time		34	--	62	ns
T _{PD_MOSI}	MOSI to MOSI_S Propagation Delay Time		29	--	57	ns
T _{PD_MISO}	MISO to MISO_S Propagation Delay Time		28	--	58	ns
T _{SU}	Start up Time	From VDD rising past 1.35V	--	0.31	--	ms

1. Guaranteed by Design.

Package Top Marking




Datasheet Revision	Programming Code Number	Locked Status	Part Code	Revision	Date
0.16	004	U	UW	A	02/25/2023

The IC security bit is locked/set for code security for production unless otherwise specified. Revision number is not changed for bit locking.

Package Drawing and Dimensions

12 Lead STQFN Package
JEDEC MO-220



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	1.55	1.60	1.65
A1	0.005	-	0.060	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.26	0.31	0.36
b	0.13	0.18	0.23	L1	0.175	0.225	0.275
e	0.40 BSC			S	0.2 REF		



Clock Divider and Chip Select Extender


Tape and Reel Specification

Package Type	# of Pins	Nominal Package Size (mm)	Max Units		Reel & Hub Size (mm)	Trailer A		Leader B		Pocket (mm)	
			per reel	per box		Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
STQFN 12L FC 0.4P Green	12	1.6x1.6x0.55	3000	3000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length (mm)	Pocket BTM Width (mm)	Pocket Depth (mm)	Index Hole Pitch (mm)	Pocket Pitch (mm)	Index Hole Diameter (mm)	Index Hole to Tape Edge (mm)	Index Hole to Pocket Center (mm)	Tape Width (mm)
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 12L FC 0.4P Green	1.9	1.9	0.8	4	4	1.5	1.75	3.5	8

Refer to EIA-481 Specifications



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 1.408 mm³ (nominal). More information can be found at www.jedec.org.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.