

Ultra-Compact, 3A Thermoelectric Cooler (TEC) Controller

GENERAL DESCRIPTION

The SLM8835 is a monolithic TEC controller with an integrated TEC controller. It has a linear power stage, a pulse-width modulation (PWM) power stage, and two zero-drift, rail-to-rail operational amplifiers.

The linear controller works with the PWM driver to control the internal power MOSFETs in an H-bridge configuration. By measuring the thermal sensor feedback voltage and using the integrated operational amplifiers as a proportional integral differential (PID) compensator to condition the signal, the SLM8835 drives current through a TEC to settle the temperature of a laser diode or a passive component attached to the TEC module to the programmed target temperature.

The SLM8835 supports negative temperature coefficient (NTC) thermistors as well as positive temperature coefficient (PTC) resistive temperature detectors (RTD). The target temperature is set as an analog voltage input either from a digital-to-analog converter (DAC) or from an external resistor divider.

The temperature control loop of the SLM8835 is stabilized by PID compensation utilizing the built in, zero drift chopper amplifiers. The internal 2.50 V reference voltage provides a 1% accurate output that is used to bias a thermistor temperature sensing bridge as well as a voltage divider network to program the maximum TEC current and voltage limits for both the heating and cooling modes. With the zero drift chopper amplifiers, extremely good long-term temperature stability is maintained via an autonomous analog temperature control loop.


FEATURES

- Integrated super low R_{DSON} MOSFETs for the TEC controller
- High efficiency single inductor architecture
- TEC voltage and current operation monitoring
- No external sense resistor required
- Independent TEC heating and cooling current limit settings
- Programmable maximum TEC voltage
- 2.0 MHz PWM driver switching frequency
- External synchronization
- Two integrated, zero drift, rail-to-rail chopper amplifiers
- Capable of NTC or RTD thermal sensors
- 2.50 V reference output with 1% accuracy
- Temperature lock indicator
- Available in a 36-lead, 6 mm x 6 mm QFN

APPLICATIONS

- TEC temperature control
- Optical modules
- Optical fiber amplifiers
- Optical networking systems
- Instruments requiring TEC temperature control

SYSTEM BLOCK DIAGRAM





TYPICAL APPLICATION CIRCUIT




Figure 2. Typical Application Circuit with Analog PID Compensation in a Temperature Control Loop




Figure 3. TEC Controller in a Digital Temperature Control Loop (WLCSP)



Table of Contents

General Description	1
Features	1
Applications	1
System Block Diagram	1
Typical Application Circuit	2
PIN Configuration	4
PIN Description	4
ORDERING INFORMATION	5
Absolute Maximum Ratings	6
Recommended Operation Conditions	6
Qualification Ratings	6
Thermal Information	6
Electrical Characteristics	7
Typical Performance Characteristics	10
Application Information	12
Analog PID Control	12
Digital PID Control	12
Powering the Controller	12
Enable and Shutdown	12
Oscillator Clock Frequency	13
External Clock Operation	13
Connecting Multiple SLM8835 Devices	13
Temperature Lock Indicator	13
Soft Start on Power-Up	13
TEC Voltage/Current Monitor	14
Voltage Monitor	14
Current Monitor	14
Maximum TEC Voltage Limit	14
Using a Resistor Divider to Set the TEC Voltage Limit	14
Maximum TEC Current Limit	14
Using a Resistor Divider to Set the TEC Current Limit	14
Classification Reflow Profils	16
Package Information	17
Revision History	18



PIN CONFIGURATION

Package	36-lead, 6 mm × 6 mm QFN										
		DNC	DNC	1N2P	1N1P	1N1N	OUT1	TMPGD	PGNDL	PGNDL	
		36	35	34	33	32	31	30	29	28	
	DNC	1] ,								., Ī 2	LDR
	DNC	2	;							[2	LDR
	1N2N	<u>3</u> _			_					[2	PVINL
	OUT2	4_					335			[2	PVINL
Pin Configuration	VLIM/SD	<u>5</u> _					EW			[2	PVINS
(Top View)	ILIM	<u>6</u> _		(14	ot t	0 3	cal	e)		[2	PVINS
	VDD	7 _								[2	SW
	VREF	8_									20 SW
	DNC	 <u>.</u>	r —.	, —.	r —.	r —.	r —.	r —.	· · · · ·	<u>`</u> [1	DNC
		6	=	12	<u>6</u>	4	5	19	17	8	
		DNC	DNC	AGND	EN/SY	VTEC	SFB	ITEC	PGNDS	PGNDS	

PIN DESCRIPTION

Pin No.	Pin Name	Description
28, 29	PGNDL	Power Ground of the Linear TEC Controller.
30	TMPGD	Temperature Good Output.
1, 2, 9, 10, 11, 19, 35, 36	DNC	Do not connect. Leave these pins floating.
31	OUT1	Output of the Error Amplifier.
33	IN1P	Noninverting Input of the Error Amplifier.
34	IN2P	Noninverting Input of the Compensation Amplifier.
26, 27	LDR	Output of the Linear TEC Controller.
32	IN1N	Inverting Input of the Error Amplifier.
3	IN2N	Inverting Input of the Compensation Amplifier.
5	VLIM/SD	Voltage Limit/Shutdown. This pin sets the cooling and heating TEC voltage limits. When this pin is pulled low, the device shuts down.



Pin No.	Pin Name	Description
24, 25	PVINL	Power Input for the Linear TEC Driver.
22, 23	PVINS	Power Input for the PWM TEC Driver.
16	ITEC	TEC Current Output.
4	OUT2	Output of the Compensation Amplifier.
6	ILIM	Current Limit. This pin sets the TEC cooling and heating current limits.
20, 21	SW	Switch Node Output of the PWM TEC Controller.
14	VTEC	TEC Voltage Output.
13	EN/SY	Enable/Synchronization. Set this pin high to enable the device. An external synchronization clock input can be applied to this pin.
7	VDD	Power for the Controller Circuits.
17, 18	PGNDS	Power Ground of the PWM TEC Controller.
15	SFB	Feedback of the PWM TEC Controller Output.
12	AGND	Signal Ground.
8	VREF	2.5 V Reference Output.
	EPAD	Exposed Pad. Solder to the analog ground plane on the board.

N/A1: Not Available.

ORDERING INFORMATION

Order Part No.	Package	QTY
SLM8835EG	36-lead, 6 mm × 6 mm QFN	1000/Reel



ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Unit
V _{PVIN}	PVIN to PGNDL / PGNDS (WLCSP)	-0.3	6.0	V
V _P VINL, V _P VINS	PVINL to PGNDL; PVINS to PGNDS (QFN)	-0.3	6.0	V
V_{LDR}	LDR to PGNDL (WLCSP)	-0.3	V _{PVIN}	V
V LDR	LDR to PGNDL (QFN)	-0.3	V _{PVINL}	V
Vsw	SW to PGNDS	-0.3	6.0	V
Vsfb, Vsw	SFB / VLIM/SD / IN1P / IN1N / IN2P / IN2N / EN/SY to AGND	-0.3	V _{VDD}	V
V _{GND}	AGND to PGNDL / PGNDS	-0.3	0.3	V
V _{VDD} , V _{ITEC} ,	VDD / OUT1 / OUT2 /ITEC / VTEC to AGND	-0.3	6.0	V
V _{VREF}	VREF to AGND	-0.3	3.0	V
I _{VREF}	VREF Current		20	mA
I _{OUT1}	OUT1 to AGND		50	mA
I _{OUT2}	OUT2 to AGND		50	mA
Ітес	ITEC Current		50	mA
I _{VTEC}	VTEC Current		50	mA
TJ	Junction temperature		150	°C
T _{STG}	Storage temperature range	-65	150	°C

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATION CONDITIONS

Symbol	Description	Min	Max	Unit
V _{PVINL} , V _{PVINS}	Driver supply voltage range	2.7	5.5	V
V_{VDD}	Controller Supply Voltage	2.7	5.5	V
TJ	Operation junction temperature	-40	125	°C

QUALIFICATION RATINGS

Symbol	Description	Value	Unit
	НВМ	2000	V
V _{ESD}	MM	200	V
	CDM	1500	V
ILU	Latch-up	100	mA

THERMAL INFORMATION

Symbol	Description	Value	Unit
	Junction to Ambient	33	°C/W
	Junction to Case	1.2	°C/W



ELECTRICAL CHARACTERISTICS

Test condition is $V_{PVIN} = V_{VDD} = 5V$, $V_{PVINL} = V_{PVINS} = V_{VDD} = 5V$, $T_J = -40^{\circ}C \sim +125^{\circ}C$ for minimum/maximum specifications, and $T_A = 25^{\circ}C$ for typical specifications, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Power Supp	ly		I	l		I
I _{VDD}	Supply Current	PWM switching		12		mA
I _{SD}	Shutdown Current	EN/SY = AGND or VLIM/SD = AGND		350	700	μΑ
UVLO	Under Voltage Lockout Threshold	V _{VDD} Rising	2.45	2.55	2.65	V
OVLO	Under Voltage Lockout Hysteresis		80	90	100	mV
Reference V	oltage					
V_{VREF}	Reference Voltage	I _{VREF} = 0 mA to 10 mA	2.475	2.50	2.525	V
Linear Outp	ut					
V_{LDR}	Output Voltage Low Output Voltage High	I _{LDR} = 0 A		0 V _{PVIN}		V
I _{LDR_} SOURCE	Maximum Source Current		3.5			Α
ILDR_SINK	Maximum Sink Current				3.5	Α
R _{DSON_PMOS}	P-MOSFET ON Resistance	V _{PVIN} = 5.0 V		33	45	mΩ
	$(I_{LDR} = 0.6 \text{ A})$	V _{PVIN} = 3.3 V		40	54	
R _{DSON_NMOS}	N-MOSFET ON Resistance	V _{PVIN} = 5.0 V		27	40	mΩ
IXDSON_NMOS	$(I_{LDR} = 0.6 A)$	V _{PVIN} = 3.3 V		40	50	11122
I _{LDR_P_LKG}	P-MOSFET Leakage Current			0.1	10	μΑ
I _{LDR_N_LKG}	N-MOSFET Leakage Current			0.1	10	μΑ
ALDR	Linear Amplifier Gain			40		V/V
ILDR_SH_GNDL	LDR Short-Circuit Threshold	LDR short to PGNDL, enter hiccup		4		Α
ILDR_SH_PVIN(L)	LDR Short-Circuit Threshold	LDR short to PVIN, enter hiccup		-4		Α
THICCUP	Hiccup Cycle			32		ms
PWM Outpu	t					
V	Output Voltage Low			0.06 x V _{PVIN}		V
V_{SFB}	Output Voltage High	$I_{SFB} = 0 A$		0.93 x V _{PVIN}		V
I _{SW_SOURCE}	Maximum Source Current		3.5			Α
I _{SW_SINK}	Maximum Sink Current				3.5	Α
Rdson_pmos	P-MOSFET ON Resistance	V _{PVIN} = 5.0 V		36	48	mΩ
	(I _{LDR} = 0.6 A)	V _{PVIN} = 3.3 V		40	54	
RDSON_NMOS	N-MOSFET ON Resistance	V _{PVIN} = 5.0 V		29	40	mΩ
	$(I_{LDR} = 0.6 \text{ A})$	V _{PVIN} = 3.3 V		32	44	11122



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
I _{SW_P_LKG}	P-MOSFET Leakage Current			0.1	10	μA
Isw_n_kkg	N-MOSFET Leakage Current			0.1	10	μA
tsw_r	SW Node Rise Time	Csw = 1 nF		1		ns
Dsw	PWM Duty Cycle		6		93	%
I _{SFB}	SFB Input Bias Current			1	2	μA
PWM Oscilla	ator			•	•	•
fosc	Internal Oscillator Frequency	EN/SY high	1.85	2.0	2.15	MHz
V _{EN/SY_ILOW}	EN/SY Input Voltage Low				0.8	V
V _{EN/SY_IHIGH}	EN/SY Input Voltage High		2.1			V
fsync	External Synchronization Frequency		1.85		3.25	MHz
Dsync	Synchronization Pulse Duty Cycle		10		90	%
t _{SYNC_PWM}	EN/SY Rising to PWM Rising Delay			50		ns
tsy_Lock	EN/SY to PWM Lock Time	Number of SYNC cycles			10	Cycle s
IEN/SY	EN/SY Input Current			0.3	0.5	μA
I _{PULL-DOWN}	Pull-Down Current			0.3	0.5	μA
Error/Comp	ensation Amplifiers					
Vos1	Input Offset Voltage	V _{CM1} = 1.5 V, V _{OS1} = V _{IN1P} - V _{IN1N}		10	100	μV
V_{OS2}	Input Offset Voltage	V _{CM1} = 1.5 V, V _{OS2} = V _{IN2P} - V _{IN2N}		10	100	μV
V _{CM1} , V _{CM2}	Input Voltage Range		0		V _{VDD}	V
CMRR ₁ , CMR ₂	Common-Mode Rejection Ratio (CMRR)	V_{CM1} , $V_{CM2} = 0.2 \text{ V to } V_{VDD} - 0.2 \text{ V}$		120		dB
V _{OH1} , V _{OH2}	Output Voltage High		V _{VDD} - 0.4			V
V _{OL1} , V _{OL2}	Output Voltage Low				10	mV
PSRR ₁ , PSRR ₂	Power Supply Rejection Ratio (PSRR)			120		dB
I _{OUT1} , I _{OUT2}	Output Current	Sourcing and sinking	5			mA
GBW ₁ , GBW ₂	Gain Bandwidth Product	VOUT1, VOUT2 = 0.5 V to VVDD – 1 V		2		MHz
TEC Current	Limit					
VILIMC	ILIM Input Voltage Range Cooling		1.3		V _{VREF} - 0.2	V
VILIMH	ILIM Input Voltage Range Heating		0.2		1.2	V
V _{ILIMC_TH}	Current-Limit Threshold Cooling	V _{ITEC} = 0.5 V	1.98	2.0	2.02	V
V _{ILIMH_TH}	Current-Limit Threshold Heating	V _{ITEC} = 2 V	0.48	0.5	0.52	V
IILIМН	ILIM Input Current Heating		-0.2		+0.2	μΑ
I _{ILIMC}	ILIM Input Current Cooling	Sourcing current	37.5	40	42.5	μΑ
ICOOL_HEAT_TH	Cooling to Heating Current Detection Threshold			40		mA



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit		
TEC Voltage	Limit		ľ	ľ				
A _{VLIM}	Voltage Limit Gain	(VDRL - VSFB)/VVLIM		2		V/V		
V _{LIM}	VLIM/SD Input Voltage Range		0.2		V _{VDD} /2	V		
I _{ILIMC}	VLIM/SD Input Current Cooling	V _{OUT2} < V _{VREF} /2	-0.2		+0.2	μΑ		
IILIMH	VLIM/SD Input Current Heating	V _{OUT2} > V _{VREF} /2, sinking current	8	10	12	μΑ		
TEC Current	Measurement							
Rcs	Current Sense Gain			0.285		V/A		
I _{LDR_ERROR}	Current Measurement Accuracy	1A ≤ I _{LDR} ≤ 3 A,	-15		+15	%		
VITEC_@_1A	ITEC Voltage Accuracy	Cooling, V _{VREF} /2 + I _{LDR} × R _{CS}	1.493	1.535	1.577	V		
VITEC	ITEC Voltage Output Range	ITEC = 0 A	0		V _{VREF} - 0.05	V		
VITEC_BIAS	ITEC Bias Voltage	I _{LDR} = 0 A	1.215	1.250	1.285	V		
I _{ITEC_Max}	Maximum ITEC Output Current		-2		+2	mA		
TEC Voltage	Measurement							
AVTEC	Voltage Sense Gain		0.24	0.25	0.26	V/V		
V _{VTEC_@_1_V}	Voltage Measurement Accuracy	VLDR - VSFB = 1 V, VVREF/2 + AVTEC × (VLDR - VSFB)	1.475	1.500	1.525	V		
V_{VTEC}	VTEC Output Voltage Range		0.005		2.625	V		
V _{VTEC_B}	VTEC Bias Voltage	V _{LDR} = V _{SFB}	1.225	1.250	1.275	V		
I _{VTEC_Max}	Maximum VTEC Output Current		-2		+2	mA		
Temperature	e Good							
V_{TMPGD_LO}	TMPGD Low Output Voltage	No load			0.4	V		
V_{TMPGD_HO}	TMPGD High Output Voltage	No load	2.0			V		
R _{TMPGD_LOW}	TMPGD Output Low Impedance			25		Ω		
R _{TMPGD_HIGH}	TMPGD Output High Impedance			25		Ω		
Vout1_thh	High Threshold	IN2N tied to OUT2, V _{IN2P} = 1.5 V		1.54	1.56	V		
Vout1_thl	Low Threshold	IN2N tied to OUT2, V _{IN2P} = 1.5 V	1.44	1.46		V		
Internal Soft	Start							
tSS	Soft Start Time			80		ms		
VLIM/SD SH	VLIM/SD SHUTDOWN							
Vvlim/sd_thl	VLIM/SD Low Voltage Threshold				0.07	V		
Thermal SHI	UTDOWN							
T _{SHDN_TH}	Thermal Shutdown Threshold			170		°C		
T _{SHDN_HYS}	Thermal Shutdown Hysteresis			17		°C		



TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise specified.




Figure 4. Efficiency vs. ITEC at V_{IN} =5V with 1 Ω in Cooling Mode




Figure 5. Efficiency vs. ITEC at V_{IN} =5V with 1 Ω in Heating Mode





Figure 6. Soft Start into Cooling Mode (V_{IN} =3.3V with 5Ω load) CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC



 $(V_{IN}=3.3V \text{ with } 5\Omega \text{ load})$




Figure 8. Cooling to Heating Transient CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC




Figure 9. Zero Acrossing TEC Current Zoom-in from Heating to Cooling CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC






Figure 10. Zero Acrossing TEC Current Zoom-in from Cooling to Heating CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC



APPLICATION INFORMATION

The SLM8835 is a single chip TEC controller that sets and stabilizes a TEC temperature. A voltage applied to the input of the SLM8835 corresponds to the temperature setpoint of the target object attached to the TEC. The SLM8835 controls an internal FET H-bridge whereby the direction of the current fed through the TEC can be either positive (for cooling mode), to pump heat away from the object attached to the TEC, or negative (for heating mode), to pump heat into the object attached to the TEC. Temperature is measured with a thermal sensor attached to the target object and the sensed temperature (voltage) is fed back to the SLM8835 to complete a closed thermal control loop of the TEC. For the best overall stability, couple the thermal sensor close to the TEC. In most laser diode modules, a TEC and a NTC thermistor are already mounted in the same package to regulate the laser diode temperature.

The TEC is differentially driven in an H-bridge configuration. The SLM8835 drives its internal MOSFET transistors to provide the TEC current. To provide good power efficiency and zero crossing quality, only one side of the H-bridge uses a PWM driver. Only one inductor and one capacitor are required to filter out the switching frequency. The other side of the H-bridge uses a linear output without requiring any additional circuitry. This proprietary configuration allows the SLM8835 to provide efficiency of >90%. For most applications, a 1 μ H inductor, a 10 μ F capacitor, and a switching frequency of 2 MHz maintain less than 1% of the worst-case output voltage ripple across a TEC.

The maximum voltage across the TEC and the current flowing through the TEC are set by using the VLIM/SD and ILIM pins. The maximum cooling and heating currents can be set independently to allow asymmetric heating and cooling limits. For additional details, see the Maximum TEC Voltage Limit section and the Maximum TEC Current Limit section.

ANALOG PID CONTROL

The SLM8835 integrates two self-correcting, autozeroing amplifiers (Chopper 1 and Chopper 2). The Chopper 1 amplifier takes a thermal sensor input and converts or regulates the input to a linear voltage output. The OUT1 voltage is proportional to the object temperature. The OUT1 voltage is fed into the compensation amplifier (Chopper 2) and is compared with a temperature setpoint voltage, which creates an error voltage that is proportional to the difference. For autonomous analog temperature control, Chopper 2 can be used to implement a PID network as shown in Figure 2 to set the overall stability and response of the thermal loop. Adjusting the PID network optimizes the step response of the

TEC control loop. A compromised settling time and the maximum current ringing become available when this adjustment is done.

DIGITAL PID CONTROL

The SLM8835 can also be configured for use in a software controlled PID loop. In this scenario, the Chopper 1 amplifier can either be left unused or configured as a thermistor input amplifier connected to an external temperature measurement analog-to-digital converter (ADC). If Chopper 1 is left unused, tie IN1N and IN1P to AGND. The Chopper 2 amplifier is used as a buffer for the external DAC, which controls the temperature setpoint. Connect the DAC to IN2P and short the IN2N and OUT2 pins together. See Figure 3 for an overview of how to configure the SLM8835 external circuitry for digital PID control.

POWERING THE CONTROLLER

The SLM8835 operates at an input voltage range of 2.7 V to 5.5 V that is applied to the VDD pin and the PVINS pin and PVINL pin. The VDD pin is the input power for the driver and internal reference. The PVINL input power pins are for linear driver and PVINS pins are for the switching driver. Apply the same input voltage to all power input pins: VDD, PVINS and PVINL. In some circumstances, an RC lowpass filter can be added optionally between the PVINS and PVINL and VDD pins to prevent high frequency noise from entering VDD, as shown in Figure 3. The capacitor and resistor values are typically 10 Ω and 100 nF, respectively. When configuring power supply to the SLM8835, keep in mind that at high current loads, the input voltage may drop substantially due to a voltage drop on the wires between the front-end power supply and the PVINS and PVINL pin. Leave a proper voltage margin when designing the front-end power supply to maintain the performance. Minimize the trace length from the power supply to the PVINS and PVINL pin to help mitigate the voltage drop.

ENABLE AND SHUTDOWN

To enable the SLM8835, apply a logic high voltage to the EN/SY pin while the voltage at the VLIM/SD pin is above the maximum shutdown threshold of 0.07 V. If either the EN/SY pin voltage is set to logic low or the VLIM/SD voltage is below 0.07 V, the controller goes into an ultralow current state. The current drawn in shutdown mode is 350 µA typically. Most of the current is consumed by the VREF circuit block, which is always on even when the device is disabled or shut down. The device can also be enabled when an external synchronization clock signal is applied to the EN/SY pin, and the voltage at VLIM/SD input is above 0.07 V. Table 1 shows the combinations of the two input signals that are

required to enable the SLM8835.

Table 1. Enable Pin Combinations

EN/SY Input	VLIM/SD Input	Controller
>2.1 V	>0.07 V	Enabled
Switching between high >2.1 V and low < 0.8 V	>0.07 V	Enabled
<0.8 V	No effect	¹ Shutdown
Floating	No effect	¹ Shutdown
No effect ¹	≤0.07 V	Shutdown

 $[\]overline{\ }$ No effect means this signal has no effect in shutting down or in enabling the device.

OSCILLATOR CLOCK FREQUENCY

The SLM8835 has an internal oscillator that generates a 2.0 MHz switching frequency for the PWM output stage. This oscillator is active when the enabled voltage at the EN/SY pin is set to a logic level higher than 2.1 V and the VLIM/SD pin voltage is greater than the shutdown threshold of 0.07 V.

EXTERNAL CLOCK OPERATION

The PWM switching frequency of the SLM8835 can be synchronized to an external clock from 1.85 MHz to 3.25 MHz, applied to the EN/SY input pin as shown on Figure 11.




Figure 11. Synchronize to an External Clock

CONNECTING MULTIPLE SLM8835 DEVICES

Multiple SLM8835 devices can be driven from a single master clock signal by connecting the external clock source to the EN/SY pin of each slave device. The input ripple can be greatly reduced by operating the SLM8835 devices 180° out of phase from each other by placing an inverter at one of the EN/SY pins, as shown in Figure 12.




Figure 12. Multiple SLM8835 Devices Driven from a Master Clock

TEMPERATURE LOCK INDICATOR

The TMPGD outputs logic high when the temperature error amplifier output voltage, V_{OUT1}, reaches the IN2P temperature setpoint (TEMPSET) voltage. The TMPGD has a detection range between 1.46 V and 1.54 V of V_{OUT1} and hysteresis. The TMPGD function allows direct interfacing either to the microcontrollers or to the supervisory circuitry.

SOFT START ON POWER-UP

The SLM8835 has an internal soft start circuit that generates a ramp with a typical 80 ms profile to minimize inrush current during power-up. The settling time and the final voltage across the TEC depends on the TEC voltage required by the control voltage of voltage loop. The higher the TEC voltage is, the longer it requires to be built up.

When the SLM8835 is first powered up, the linear side discharges the output of any prebias voltage. As soon as the prebias is eliminated, the soft start cycle begins. During the soft start cycle, both the PWM and linear outputs track the internal soft start ramp until they reach midscale, where the control voltage, Vc, is equal to the bias voltage, VB. From the midscale voltage, the PWM and linear outputs are then controlled by Vc and diverge from each other until the required differential voltage is developed across the TEC or the differential voltage reaches the voltage limit. The voltage developed across the TEC depends on the control point at that



moment in time. Figure 13 shows an example of the soft start in cooling mode. Note that, as both the LDR and SFB voltages increase with the soft start ramp and approach $V_{\rm B}$, the ramp slows down to avoid possible current overshoot at the point where the TEC voltage starts to build up.




Figure 13. Soft Start Profile in Cooling Mode

TEC VOLTAGE/CURRENT MONITOR

The TEC real-time voltage and current are detectable at VTEC and ITEC, respectively.

VOLTAGE MONITOR

VTEC is an analog voltage output pin with a voltage proportional to the actual voltage across the TEC. A center VTEC voltage of 1.25 V corresponds to 0 V across the TEC. Convert the voltage at VTEC and the voltage across the TEC using the following equation:

 $V_{VTEC} = 1.25 \text{ V} + 0.25 \times (V_{LDR} - V_{SFB})$

CURRENT MONITOR

ITEC is an analog voltage output pin with a voltage proportional to the actual current through the TEC. A center ITEC voltage of 1.25 V corresponds to 0 A through the TEC. Convert the voltage at ITEC and the current through the TEC using the following equations:

 $V_{ITEC_COOLING} = 1.25 \text{ V} + I_{LDR} \times R_{CS}$ where the current sense gain (Rcs) is 0.285 V/A. $V_{ITEC_HEATING} = 1.25 \text{ V} - I_{LDR} \times R_{CS}$

MAXIMUM TEC VOLTAGE LIMIT

The maximum TEC voltage is set by applying a voltage divider at the VLIM/SD pin to protect the TEC. The voltage limiter operates bidirectionally and allows the cooling limit to be different from the heating limit.

USING A RESISTOR DIVIDER TO SET THE TEC VOLTAGE LIMIT

Separate voltage limits are set using a resistor divider. The internal current sink circuitry connected to VLIM/SD draws a current when the SLM8835 drives the TEC in a heating direction, which lowers the voltage at VLIM/SD. The current sink is not

active when the TEC is driven in a cooling direction; therefore, the TEC heating voltage limit is always lower than the cooling voltage limit.




Figure 14. Using a Resistor Divider to Set the TEC Voltage Limit

Calculate the cooling and heating limits using the following equations:

 $V_{VLIM_COOLING} = V_{REF} \times R_{V2}/(R_{V1} + R_{V2})$ where $V_{REF} = 2.5 \text{ V}$.

 $V_{VLIM_HEATING} = V_{VLIM_COOLING} - I_{SINK_VLIM} \times R_{V1} || R_{V2}$ where $I_{SINK_VLIM} = 10 \mu A$.

 $V_{TEC_MAX_COOLING} = V_{VLIM_COOLING} \times A_{VLIM}$ where $A_{VLIM} = 2 \text{ V/V}$.

VTEC MAX HEATING = VVLIM HEATING × AVLIM

MAXIMUM TEC CURRENT LIMIT

To protect the TEC, separate maximum TEC current limits in cooling and heating directions are set by applying a voltage combination at the ILIM pin.

USING A RESISTOR DIVIDER TO SET THE TEC CURRENT LIMIT

The internal current sink circuitry connected to ILIM draws a 40 μ A current when the SLM8835 drives the TEC in a cooling direction, which allows a high cooling current. Use the following equations to calculate the maximum TEC currents:

 $V_{ILIM_HEATING} = V_{REF} \times R_{C2}/(R_{C1} + R_{C2})$ where $V_{REF} = 2.5 \text{ V}$.

 $\label{eq:Vilim_cooling} V_{ILIM_COOLING} = V_{ILIM_HEATING} + I_{SINK_ILIM} \times R_{C1} || R_{C2}$ where $I_{SINK_ILIM} = 40~\mu A$.

$$I_{TEC_MAX_COOLING} = \frac{V_{ILIM_COOLING} - 1.25 \text{ V}}{R_{CS}}$$

where $R_{CS} = 0.285 \text{ V/A}$.



$$I_{\textit{TEC_MAX_HEATING}} = \frac{1.25 \text{ V} - V_{\textit{ILIM_HEATING}}}{R_{\textit{CS}}}$$

 $V_{\text{ILIM_HEATING}}$ must not exceed 1.2 V and $V_{\text{ILIM_COOLING}}$ must be more than 1.3 V to leave proper margins between the heating and the cooling modes.




Figure 15. Using a Resistor Divider to Set the TEC Current Limit



CLASSIFICATION REFLOW PROFILS

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp) Liquidous temperature (TL)	3°C/second max. 217°C
Time at liquidous (tL) Peak package body temperature (Tp)*	60-150 seconds Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax) Time 25°C to peak temperature	6°C/second max. 8 minutes max.







Figure 16. Classification Profile



PACKAGE INFORMATION







Dimension	MIN	NOM	MAX	
Α	0.7	0.75	0.8	
A1	0	0.02	0.05	
A2	-	0.203	-	
D	5.9	6	6.1	
E	5.9	6	6.1	
D1	4.05	4.15	4.25	
E1	4.05	4.15	4.25	
b	0.2	0.25	0.3	
L	0.45	0.55	0.65	
ND	9			
NE	9			
е	0.4	0.5	0.6	
Unit : mm				

Figure 17. 36 Lead, 6mm x 6mm QFN Outline Dimensions



REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)	
Rev 0.1 datasheet, 2019-12-13		
Whole document	New company logo released	
Rev 1.0 datasheet, 2023-07-17		
Page 2	Update Typical Application Circuit	
Whole document	Update the format	
Rev 1.1 datasheet, 2025-05-20		
Page 7	Update the spec of Thiccup to 32ms	