


P-Channel Enhancement Mode MOSFET


Features

- 40V/-11A,
 $R_{DS(ON)} = 18m\Omega$ (max.) @ $V_{GS} = -10V$
 $R_{DS(ON)} = 27m\Omega$ (max.) @ $V_{GS} = -4.5V$
- Reliable and Rugged
- Lead Free and Green Devices Available
(RoHS Compliant)

Pin Description



Top View of SOP-8




P-Channel MOSFET

Applications

- Power Management in LCD TV Inverter.

Ordering and Marking Information

SM4403PS □□-□□□ Assembly Material Handling Code Temperature Range Package Code	Package Code K : SOP-8 Operating Junction Temperature Range C : -55 to 150 °C Handling Code TR : Tape & Reel (2500pcs/reel) Assembly Material G : Halogen and Lead Free Device
SM4403PS K :	 4403 XXXXX XXXXX - Lot Code

Note : SINOPOWER lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. SINOPOWER lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. SINOPOWER defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

SINOPOWER reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Absolute Maximum Ratings

Symbol	Parameter		Rating	Unit
V _{DSS}	Drain-Source Voltage		-40	V
V _{GSS}	Gate-Source Voltage		±25	
I _D ^a	Continuous Drain Current (V _{GS} =-10V)	T _A =25°C	-11	A
		T _A =70°C	-9	
I _{DM} ^a	300μs Pulsed Drain Current (V _{GS} =-10V)		-44	
I _S ^a	Diode Continuous Forward Current		-3	
I _{AS} ^b	Avalanche Current, Single pulse (L=0.1mH)		-33	
E _{AS} ^b	Avalanche Energy, Single pulse (L=0.1mH)		54	mJ
T _J	Maximum Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-55 to 150	
P _D ^a	Maximum Power Dissipation	T _A =25°C	3.1	W
		T _A =70°C	2.0	
R _{θJA} ^a	Thermal Resistance-Junction to Ambient	t ≤ 10s	40	°C/W
		Steady State	75	
R _{θJL} ^c	Thermal Resistance-Junction to Lead	Steady State	24	

Note a: Surface Mounted on 1in² pad area, $t \leq 10sec$.

Note b: UIS tested and pulse width limited by maximum junction temperature 150 $^\circ C$ (initial temperature $T_J = 25^\circ C$).

Note c: The power dissipation P_D is based on $T_{J(MAX)} = 150^\circ C$, and it is useful for reducing junction-to-case thermal resistance ($R_{\theta JC}$) when additional heat sink is used.

Electrical Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{DS} = -250\mu A$	-40	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -32V, V_{GS} = 0V$	-	-	-1	μA
		$T_J = 85^\circ C$	-	-	-30	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250\mu A$	-1.4	-1.9	-2.4	V
I_{GSS}	Gate Leakage Current	$V_{GS} = \pm 25V, V_{DS} = 0V$	-	-	± 100	nA
$R_{DS(ON)}^a$	Drain-Source On-state Resistance	$V_{GS} = -10V, I_{DS} = -11A$	-	14	18	m Ω
		$V_{GS} = -4.5V, I_{DS} = -7A$	-	20	27	

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} =-1A, V _{GS} =0V	-	-0.75	-1	V
t _{rr}	Reverse Recovery Time	I _{SD} =-11A, dl _{SD} /dt=100A/μs	-	24	-	ns
Q _{rr}	Reverse Recovery Charge		-	18	-	nC
Dynamic Characteristics ^b						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V,F=1MHz	-	2.3	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-20V, Frequency=1.0MHz	-	1500	-	pF
C _{oss}	Output Capacitance		-	235	-	
C _{rss}	Reverse Transfer Capacitance		-	180	-	
t _{d(ON)}	Turn-on Delay Time	V _{DD} =-20V, R _L =20Ω, I _{DS} =-1A, V _{GEN} =-10V, R _G =6Ω	-	14	-	ns
t _r	Turn-on Rise Time		-	12	-	
t _{d(OFF)}	Turn-off Delay Time		-	41	-	
t _f	Turn-off Fall Time		-	22	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{DS} =-20V, V _{GS} =-10V, I _{DS} =-11A	-	32	-	nC
Q _{gs}	Gate-Source Charge		-	5.2	-	
Q _{gd}	Gate-Drain Charge		-	8	-	

Note a: Pulse test; pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.


Note b: Guaranteed by design, not subject to production testing.

Typical Operating Characteristics


Power Dissipation




Drain Current



Safe Operation Area




Thermal Transient Impedance




Typical Operating Characteristics (Cont.)


Output Characteristics




Drain-Source On Resistance



Gate-Source On Resistance




Gate Threshold Voltage




Typical Operating Characteristics (Cont.)


Drain-Source On Resistance




Source-Drain Diode Forward





Capacitance





Gate Charge



Avalanche Test Circuit and Waveforms




Switching Time Test Circuit and Waveforms



Package Information

SOP-8




S O P - 8	SOP-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A		1.75		0.069
A1	0.10	0.25	0.004	0.010
A2	1.25		0.049	
b	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
θ	0°	8°	0°	8°


Note: 1. Follow JEDEC MS-012 AA.

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

RECOMMENDED LAND PATTERN



Carrier Tape & Reel Dimensions




Application	A	H	T1	C	d	D	W	E1	F
SOP-8	330.0 ± 2.00	50 MIN.	$12.4 + 2.00 - 0.00$	$13.0 + 0.50 - 0.20$	1.5 MIN.	20.2 MIN.	12.0 ± 0.30	1.75 ± 0.10	5.5 ± 0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ± 0.10	8.0 ± 0.10	2.0 ± 0.05	$1.5 + 0.10 - 0.00$	1.5 MIN.	$0.6 + 0.00 - 0.40$	6.40 ± 0.20	5.20 ± 0.20	2.10 ± 0.20


(mm)

Taping Direction Information

SOP-8



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T_{smin}) Temperature max (T_{smax}) Time (T_{smin} to T_{smax}) (t_s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T_{smax} to T_p)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T_p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_p)** within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum. ** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.		

Table 1. SnPb Eutectic Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HTRB	JESD-22, A108	1000 Hrs, 80% of VDS max @ T_{jmax}
HTGB	JESD-22, A108	1000 Hrs, 100% of VGS max @ T_{jmax}
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C

Customer Service

Sinopower Semiconductor, Inc.

5F, No. 6, Dusing 1St Rd., Hsinchu Science Park,

Hsinchu, 30078, Taiwan

TEL: 886-3-5635818 Fax: 886-3-5642050