

OVERVIEW

The SM5309B is a 3-channel video buffer with built-in 5th-order lowpass filters. The lowpass filter cutoff frequency range can adjust from 4MHz to 40MHz^{*1} by 256 steps. The lowpass filter supports 480i to 1080i format, video signal equipment analog input/outputs. For video input systems, the device functions as a next-stage ADC system anti-aliasing filter. For video output systems, the filter reduces video DAC aliasing and external noise and can drive up to two 75Ω terminating resistance. The cutoff frequency and signal input type can be controlled using an I²C-BUS^{*2}, and the I²C slave address can be set by ADS (3-state input) to allow up to three SM5309B on the same bus.

*1. When the resistor connected to ISET (R_{ISET}) is 1.8kΩ.

*2. I²C-BUS is a registered trademark of NXP B.V.

FEATURES

- Supply voltages
 - Analog: 4.75 to 5.25V
 - I²C-BUS interface: 3.0 to 5.5V
- Lowpass filter with adjustable cutoff frequency (256 steps)
 - Cutoff frequency range: 4MHz to 40MHz ($R_{ISET} = 1.8k\Omega$)
- Filter bypass mode function for display specifications up to SXGA resolution
 - Passband: 80MHz (typ)
- Half fc mode switch function (CH-2, CH-3) suitable for component signals
- 2-system input multiplexer function (switchable using I²C-BUS or MUXSEL input)
- Video input pins can be independently set to sync-tip clamp/bias/direct inputs
- Up to two 75Ω terminating resistance drive capability
- Output gain: 0dB
- Power-down function
 - ≤ 1mA current consumption when power-down
- I²C-BUS interface control
 - Slave address: 90h, 92h, or 94h (up to three devices can be used simultaneously, selected by ADS input)
 - Data transfer rate: Fast mode (up to 400kbit/s)
- Operating ambient temperature range: 0 to 70°C
- Package: 24-pin VSOP

APPLICATIONS


- HDTVs
- LCD TVs
- PDPs
- Projectors

ORDERING INFORMATION

Device	Package
SM5309BV	24-pin VSOP


PINOUT

(Top view)




PACKAGE DIMENSIONS

(Unit: mm)



BLOCK DIAGRAM



Note. The recommended value of the external resistor (R_{ISET}) connected to ISET is $1.8k\Omega$.





PIN DESCRIPTION

Number	Name	I/O ^{*1}	A/D ^{*2}	Description
1	IN1A	I	A	Video signal input (CH-1, input A)
2	IN1B	I	A	Video signal input (CH-1, input B)
3	GND	-	A	Ground
4	ISET	-	A	Internal current-setting resistor (R_{ISET}) connection (standard $1.8k\Omega$)
5	NC	-	-	No connection
6	IN2A	I	A	Video signal input (CH-2, input A)
7	IN2B	I	A	Video signal input (CH-2, input B)
8	VCC	-	A	Analog supply
9	IN3A	I	A	Video signal input (CH-3, input A)
10	IN3B	I	A	Video signal input (CH-3, input B)
11	MUXSEL	I	D	Input multiplexer switch control L (GND): INnA select H (VCC): INnB select
12	SCL	I	D	I ² C-BUS clock signal input
13	SDA	I/O	D	I ² C-BUS data signal input/output
14	VDD	-	D	I ² C-BUS interface supply
15	GND	-	A	Ground
16	OUT3	O	A	Video signal output (CH-3)
17	VCC	-	A	Analog supply
18	OUT2	O	A	Video signal output (CH-2)
19	GND	-	A	Ground
20	OUT1	O	A	Video signal output (CH-1)
21	VCC	-	A	Analog supply
22	REF2	O	A	Internal reference voltage 2
23	REF1	O	A	Internal reference voltage 1
24	ADS	I	D	I ² C-BUS slave address select (3-state input) L (GND): 90h H (VCC): 92h Open: 94h

^{*1. I: input, O: output}^{*2. A: analog, D: digital}

PIN EQUIVALENT CIRCUITS

Number	Name	I/O ^{*1}	Equivalent circuit
1 2 6 7 9 10	IN1A IN1B IN2A IN2B IN3A IN3B	I	
20 18 16	OUT1 OUT2 OUT3	0	
23	REF1	0	
22	REF2	0	

Number	Name	I/O ^{*1}	Equivalent circuit
13	SDA	I/O	
12	SCL	I	
11	MUXSEL	I	
24	ADS	I	

*1. I: input, O: output

Note. Resistance values in the equivalent circuits indicate design values.

SPECIFICATIONS

Absolute Maximum Ratings

GND = 0V, VCC = VDD = V_{CC}

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V_{CC}	V_{CC} , V_{DD}	-0.3 to 7.0	V
Input voltage	V_{IN}	ADS, SDA, SCL, INn ($n = 1, 2, 3$)	GND -0.3 to $V_{CC} + 0.3$	V
Storage temperature range	T_{STG}		-55 to +125	°C
Power dissipation ^{*1}	P_D		1.1	W
Junction temperature ^{*1}	T_J		125	°C

*1. Ta = 80°C, when mounted on NPC's regulation substrate (110 × 65 × 1.6mm double layer glass-epoxy substrate with 160% wiring factor)

Recommended Operating Conditions

Parameter	Symbol	Condition	Rating	Unit
Supply voltage 1	V_{CC}	VCC	4.75 to 5.25	V
Supply voltage 2	V_{DD}	VDD	3.0 to 5.5	V
Operating ambient temperature	Ta		0 to 70	°C

Note. VCC should be applied simultaneously.

Electrical Characteristics

DC Characteristics

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $Ta = 25^{\circ}C$, $f_{in} = 100kHz$, $V_{IN} = 1.0Vp-p$, $R_{ISET} = 1.8k\Omega$, $R_L = 75\Omega$, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FC DATA = 227, unless otherwise noted.


Parameter	Symbol	Condition	Rating			Unit	Test level
			min	typ	max		
Current consumption 1 ^{*1}	I_{CC1}	Filter mode, FC DATA = 0	-	95	130	mA	I
Current consumption 2 ^{*1}	I_{CC2}	Filter mode, FC DATA = 255	-	105	145	mA	I
Current consumption 3 ^{*1}	I_{CC3}	Filter bypass mode	-	75	100	mA	I
Current consumption 4 ^{*1}	I_{CC4}	Power-down mode	-	-	1.0	mA	I
HIGH-level input voltage	V_{IH1}	SDA, SCL	0.7 V_{DD}	-	-	V	I
LOW-level Input voltage	V_{IL1}	SDA, SCL	-	-	0.3 V_{DD}	V	I
ADS, MUXSEL HIGH-level input voltage	V_{IH2}	ADS, MUXSEL	0.8 V_{CC}	-	-	V	I
ADS, MUXSEL LOW-level input voltage	V_{IL2}	ADS, MUXSEL	-	-	0.2 V_{CC}	V	I
ADS open-circuit input voltage	V_{OPEN}	ADS	$V_{CC}/2 - 0.2$	-	$V_{CC}/2 + 0.2$	V	I
LOW-level input leakage current	I_{LL}	SDA, SCL, $V_{IN} = 0V$	-	-	1.0	μA	I
HIGH-level input leakage current	I_{LH}	SDA, SCL, $V_{IN} = V_{DD}$	-	-	1.0	μA	I
SDA output voltage	V_{OL}	SDA = LOW output, Sink current = 3mA	0	-	0.4	V	I

*1. Total of current consumption of VCC and VDD, when no input signals.

AC Characteristics (I²C-BUS)

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $T_a = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit	Test level
			min	typ	max		
SCL clock frequency	f_{SCL}		0	—	400	kHz	II
SCL hold time (start condition)	$t_{HD;STA}$		0.6	—	—	μs	II
SCL clock LOW-level pulsewidth	t_{LOW}		1.3	—	—	μs	II
SCL clock HIGH-level pulsewidth	t_{HIGH}		0.6	—	—	μs	II
SCL setup time (start condition)	$t_{SU;STA}$		0.6	—	—	μs	II
SDA data hold time	$t_{HD;DAT}$		0	—	0.9	μs	II
SDA data setup time	$t_{SU;DAT}$		100	—	—	ns	II
SDA, SCL rise time	t_r		—	—	300	ns	II
SDA, SCL fall time	t_f		—	—	300	ns	II
SCL setup time (stop condition)	$t_{SU;STO}$		0.6	—	—	μs	II
SDA, SCL input capacitance	C_i		—	—	10	pF	II



Note. S, Sr: start condition, P: stop condition

Analog Characteristics

Analog input characteristics

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $T_a = 25^\circ C$, $f_{in} = 100kHz$, $V_{IN} = 1.0Vp-p$, $R_{ISET} = 1.8k\Omega$, $R_L = 75\Omega$, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. Internal mode settings are shown in table 1 in "Mode Condition Settings".

Parameter	Symbol	Condition	Rating			Unit	Test level
			min	typ	max		
Clamp voltage	V_{CLMP}	Clamp input, no signal input	1.6	1.8	2.0	V	I
Bias voltage	V_{BIAS}	Bias input, no signal input	2.1	2.3	2.5	V	I
Input resistance	R_{BIAS}	Bias input	—	20	—	k Ω	II
Filter mode input voltage	V_{AI1}	Mode: b (bias), THD < 1.0%	—	—	1.4	Vp-p	I
	V_{AI2}	Mode: c (clamp), THD < 1.0%	—	—	1.4	Vp-p	I
Bypass mode input voltage	V_{AI3}	Mode: f (bias), THD < 1.0%	—	—	1.4	Vp-p	I
	V_{AI4}	Mode: g (clamp), THD < 1.0%	—	—	1.4	Vp-p	I
Direct mode input DC voltage range	V_{IDC}	Direct mode, THD < 1.5%, $V_{IN} < 1.4Vp-p$	1.5	—	3.2	V	I

Note. This item represents values of maximum input signal amplitude in which the output distortion rate shown in the condition column is filled. When the signal amplitude that exceeds this specification value is input, the output distortion rate is deteriorated. When using this device, the input signal level should be set not to exceed the standard value of the signal amplitude.

Filter mode and bypass mode frequency characteristics

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $T_a = 25^\circ C$, $f_{in} = 100kHz$, $V_{IN} = 1.0Vp-p$, $R_{ISET} = 1.8k\Omega$, $R_L = 75\Omega$, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit	Test level
			min	typ	max		
Cutoff frequency	F_{C1}	FCDATA = 0	—	4.05	—	MHz	II
	F_{C2}	FCDATA = 10	4.98	5.66	6.34	MHz	I
	F_{C3}	FCDATA = 227	29.70	33.75	37.80	MHz	I
	F_{C4}	FCDATA = 255	—	40.60	—	MHz	II
Half fc mode cutoff frequency ratio	R_{half1}	Half fc mode, FCDATA = 10	44	49	54	%	I
	R_{half2}	Half fc mode, FCDATA = 227	48	53	58	%	I
4fc attenuation	G_{SB}	$f_{in} \geq 4fc$, attenuation from $f_{in} = 100kHz$	—	50	—	dB	II
Filter bypass mode passband	F_{BP}	$V_{IN} = 1.0Vp-p$, Gain = $-1dB$	74.25	80	—	MHz	II

Analog output characteristics

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $T_a = 25^{\circ}C$, $f_{IN} = 100kHz$, $V_{IN} = 1.0Vp-p$, $R_{ISET} = 1.8k\Omega$, $R_L = 75\Omega$, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. Internal mode settings are shown in table 1 in "Mode Condition Settings".

Parameter	Symbol	Condition	Rating			Unit	Test level
			min	typ	max		
Filter mode output gain	A_{VF}		-0.5	0	0.5	dB	I
Filter bypass mode output gain	A_{VB}		-0.5	0	0.5	dB	I
Filter bypass mode gain error	dA_{VBP}	Gain error between filter mode and bypass mode	-	± 0.2	-	dB	I
Channel to channel gain error	dA_{VCH}		-	-	± 0.2	dB	I
Maximum output voltage	V_{out}	Mode: b, c, THD < 1.0%	-	1.4	-	Vp-p	I
Output distortion	T_{HDB}	Mode: b, $f_{IN} = 100kHz$, $V_{IN} = 1.4Vp-p$	-	0.2	1.0	%	I
	T_{HDC}	Mode: c, $f_{IN} = 100kHz$, $V_{IN} = 1.4Vp-p$	-	0.2	1.0	%	I
Channel to channel crosstalk	X_{TLK1}	1.0Vp-p input, $f_{IN} = 1MHz$, between 2 channels	-	-71	-	dB	II
MUX input to input crosstalk	X_{TLK2}	1.0Vp-p input, $f_{IN} = 1MHz$, between INnA and INnB	-	-50	-	dB	II
Drive load resistance	R_L	1 load = 150Ω	-	-	2	load	I
I^2C response time	T_{IC}	Response time from ACK bit output when changing settings using I^2C -BUS	-	-	1	μs	II

Reference voltage characteristics

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $T_a = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit	Test level
			min	typ	max		
REF output voltage	V_{R1}	REF1	-	3.35	-	V	II
	V_{R2}	REF2	-	2.45	-	V	II

Test level

The definition of "Test Level" shown in the electrical characteristic table is as follows.

I : 100% of products tested at $T_a = + 25^{\circ}C$.


II : Guaranteed as result of design and characteristics evaluation.

Mode Condition Settings

Table 1. Mode settings

Mode setting	Input type			fc mode	Filter/Bypass mode		
	CH-1	CH-2	CH-3				
a	Clamp	Bias	Bias	Standard	Filter		
b	Bias						
c	Clamp						
d	Bias			Half			
e	Clamp						
f	Bias			—	Bypass		
g	Clamp						
h	Direct						
i	Half						
j	—						

Evaluation Circuit Diagram



FUNCTIONAL DESCRIPTION


I²C-BUS Control

The SM5309B uses an I²C BUS interface to set the following functions.

- 1) Cutoff frequency
- 2) Input multiplexer selection
- 3) fc mode switching (1/2 cutoff frequency switching)
- 4) Filter mode/filter bypass mode switching
- 5) Input type switching (sync-tip clamp, bias, direct)
- 6) Power-down function

The transfer rate of I²C-BUS corresponds to the fast-mode (up to 400kbit/s). Note that the SM5309B does not support a read function (IC is write only).

Basic cycle




I²C-BUS start/stop condition

The basic access cycle comprises the following elements.

- 1) Start condition
- 2) 1st byte: Slave address
- 3) 2nd byte: Subaddress
- 4) 3rd byte: Control data
- 5) Stop condition

If the input data does not match the slave address or the subaddress is incorrect, the corresponding ACK (acknowledge) bit is not output LOW. However, the ACK bit is output after 3rd byte irrespective of the byte data. Also note that the IC does not support a subaddress auto-increment function, hence each subaddress access requires all the basic cycle steps 1 to 5.



1st byte: slave address

The ADS pin can set one of three slave addresses. Note that D0 must be “0 (Write)”. The input circuit of ADS pin is placed in analog supply (VCC, GND) area.

ADS	1st byte: slave address								
	HEX	D7	D6	D5	D4	D3	D2	D1	D0
L: GND	90h	1	0	0	1	0	0	0	0 (W)
H: VCC	92h	1	0	0	1	0	0	1	0 (W)
Open	94h	1	0	0	1	0	1	0	0 (W)

2nd byte: subaddress

The 2nd byte sets the subaddress, selecting one of three registers.

Register name	2nd byte: subaddress								
	HEX	D7	D6	D5	D4	D3	D2	D1	D0
FCSET	01h	0	0	0	0	0	0	0	1
CONDITION1	02h	0	0	0	0	0	0	1	0
CONDITION2	03h	0	0	0	0	0	0	1	1

3rd byte: control data

The 3rd byte control data sets the register flags corresponding to the subaddress selected by 2nd byte. The flags assigned are shown in the following table.

Register name	3rd byte: control data							
	D7	D6	D5	D4	D3	D2	D1	D0
FCSET	FCM	FC6	FC5	FC4	FC3	FC2	FC1	FC0
CONDITION1	CB5	CB4	CB3	CB2	CB1	CB0	—	—
CONDITION2	PD	MUX	HALF	BYPASS	—	—	—	—

Flag settings

(1) Cutoff frequency

Register name: FCSET

Flag names: FCM, FC [6:0]

The FCSET register setting sets the cutoff frequency using one of two tuning adjustment functions, thus a total of 256 steps are possible.

FCDATA	FCSET	Flag name								Cutoff frequency [MHz]	Default
		FCM	FC6	FC5	FC4	FC3	FC2	FC1	FC0		
0	00h	0	0	0	0	0	0	0	0	4.05	○
1	01h	0	0	0	0	0	0	0	1	4.22	
2	02h	0	0	0	0	0	0	1	0	4.38	
:											
125	7Dh	0	1	1	1	1	1	0	1	22.46	
126	7Eh	0	1	1	1	1	1	1	0	22.60	
127	7Fh	0	1	1	1	1	1	1	1	22.74	
128	80h	1	0	0	0	0	0	0	0	7.40	
129	81h	1	0	0	0	0	0	0	1	7.70	
130	82h	1	0	0	0	0	0	1	0	7.99	
:											
253	FDh	1	1	1	1	1	1	0	1	40.10	
254	FEh	1	1	1	1	1	1	1	0	40.35	
255	FFh	1	1	1	1	1	1	1	1	40.60	

(2) Input type switching (sync-tip clamp, bias, direct)

Register name: CONDITION1

Flag names: CB [5:4], CB [3:2], CB [1:0]

These flags set the input type of CH-1, CH-2, and CH-3 to one of three types: sync-tip clamp input, bias input, or direct input.

Channel	Flag name			Input type	Default	
CH-1 CH-2 CH-3	CB5 CB3 CB1	CB4 CB2 CB0	L	H		
			L	L	Sync-tip clamp input	○
			L	H	Bias input	
			H	Don't care	Direct input ^{*1}	

*1. An input coupling capacitor should not be connected when direct input is selected.

(3) Power-down mode select

Register name: CONDITION2

Flag name: PD

This flag selects standard/power-down for the analog block.

Flag name	Mode	Default
PD		
L	Standard (normal operation)	<input type="radio"/>
H	Power-down (no operation)	

(4) Input multiplexer selection

Register name: CONDITION2

Flag name: MUX

This flag selects the A or B input for all three channels (IN1 \times , IN2 \times , IN3 \times). Note that this flag is significant only when the MUXSEL input is LOW. See “Input Multiplexer Switching (MUXSEL)”.

Flag name	Input selection ^{*1}	Default
MUX		
L	INnA	<input type="radio"/>
H	INnB	

^{*1}n = 1, 2, 3

(5) fc mode switching (1/2 cutoff frequency switching)

Register name: CONDITION2

Flag name: HALF

This flag switches the cutoff frequency of CH-2 and CH-3 to divide the value set by the FCSET register into halves. Note that the CH-1 cutoff frequency cannot be switched to 1/2. This mode is suitable for systems where the sampling frequency varies due to Y, Cr, and Cb requirements, such as component signals.

Flag name	fc mode	Default
HALF		
L	Standard fc mode (CH-1, CH-2, CH-3 cutoff frequency is identical)	<input type="radio"/>
H	Half fc mode (CH-2, CH-3 cutoff frequency is 1/2 that of CH-1)	

(6) Filter bypass mode

Register name: CONDITION2

Flag name: BYPASS

This flag allows the internal lowpass filter in SM5309B to be bypassed. Even in filter bypass mode, the input type and multiplexer function can all be set just as in filter mode. However, the cutoff frequency and fc mode settings have no effect on the outputs.

Flag name	Filter	Default
BYPASS		
L	Filter mode (signals pass through lowpass filter)	<input type="radio"/>
H	Filter bypass mode (signals bypass lowpass filter)	

Lowpass Filter

The SM5309B has built-in 5th-order lowpass filters with variable cutoff frequency. The cutoff frequency range is set by the resistor (R_{ISET}) connected between ISET and GND, and the cutoff frequency setting is determined by FCSET data. The cutoff frequency vs. FCSET values are listed in table 2, and shown graphically in figure 1.

Table 2. Cutoff frequency vs. FCSET ($R_{ISET} = 1.8\text{k}\Omega$)

FCSET (hex)	Cutoff freq. [MHz]										
00	4.05	40	13.95	80	7.40	120	24.93	160	25.19	200	25.45
01	4.22	41	14.09	81	7.70	121	25.72	161	25.96	201	26.24
02	4.38	42	14.24	82	7.99	122	26.48	162	26.76	202	27.01
03	4.54	43	14.39	83	8.29	123	27.26	163	27.51	203	27.76
04	4.70	44	14.53	84	8.59	124	28.02	164	28.26	204	28.53
05	4.87	45	14.67	85	8.88	125	28.78	165	29.02	205	29.26
06	5.02	46	14.82	86	9.18	126	29.78	166	30.02	206	30.52
07	5.19	47	14.97	87	9.47	127	30.28	167	30.78	207	31.03
08	5.34	48	15.11	88	9.76	128	31.27	168	31.53	208	31.77
09	5.50	49	15.25	89	10.05	129	32.26	169	32.03	209	32.53
0A	5.66	4A	15.39	90	10.34	130	33.26	170	32.28	210	33.50
0B	5.82	4B	15.54	91	10.63	131	34.26	171	33.75	211	34.49
0C	5.99	4C	15.68	92	10.92	132	35.26	172	34.45	212	35.72
0D	6.15	4D	15.83	93	11.21	133	36.26	173	35.96	213	36.60
0E	6.31	4E	15.97	94	11.49	134	37.26	174	36.20	214	37.19
0F	6.48	4F	16.11	95	11.78	135	38.26	175	36.45	215	37.45
10	6.63	50	16.25	96	12.05	136	39.26	176	36.70	216	37.70
11	6.79	51	16.39	97	12.33	137	40.26	177	37.96	217	38.96
12	6.95	52	16.54	98	12.61	138	41.26	178	38.20	218	39.20
13	7.11	53	16.68	99	12.89	139	42.26	179	38.45	219	39.45
14	7.27	54	16.82	100	13.18	140	43.26	180	38.70	220	39.70
15	7.43	55	16.96	101	13.47	141	44.26	181	38.95	221	39.95
16	7.59	56	17.11	102	13.75	142	45.26	182	39.20	222	40.20
17	7.76	57	17.26	103	14.03	143	46.26	183	39.45	223	40.45
18	7.91	58	17.39	104	14.31	144	47.26	184	39.70	224	40.70
19	8.07	59	17.54	105	14.58	145	48.26	185	39.95	225	41.00
20	8.22	5A	17.67	106	14.86	146	49.26	186	40.20	226	41.25
21	8.39	5B	17.81	107	15.14	147	50.26	187	40.45	227	41.50
22	8.54	5C	17.95	108	15.41	148	51.26	188	40.70	228	41.75
23	8.70	5D	18.09	109	15.69	149	52.26	189	41.00	229	42.00
24	8.85	5E	18.23	110	15.98	150	53.26	190	41.25	230	42.25
25	9.01	5F	18.37	111	16.25	151	54.26	191	41.50	231	42.50
26	9.15	60	18.51	112	16.50	152	55.26	192	41.75	232	42.75
27	9.30	61	18.65	113	16.77	153	56.26	193	42.00	233	43.00
28	9.46	62	18.78	114	17.04	154	57.26	194	42.25	234	43.25
29	9.62	63	18.92	115	17.31	155	58.26	195	42.50	235	43.50
30	9.77	64	19.06	116	17.58	156	59.26	196	42.75	236	43.75
31	9.93	65	19.19	117	17.87	157	60.26	197	43.00	237	44.00
32	10.08	66	19.33	118	18.14	158	61.26	198	43.25	238	44.25
33	10.23	67	19.48	119	18.41	159	62.26	199	43.50	239	44.50
34	10.39	68	19.61	120	18.67	160	63.26	200	43.75	240	44.75
35	10.54	69	19.74	121	18.94	161	64.26	201	44.00	241	45.00
36	10.69	6A	19.88	122	19.20	162	65.26	202	44.25	242	45.25
37	10.85	6B	20.02	123	19.47	163	66.26	203	44.50	243	45.50
38	11.00	6C	20.15	124	19.75	164	67.26	204	44.75	244	45.75
39	11.15	6D	20.30	125	20.01	165	68.26	205	45.00	245	46.00
40	11.30	6E	20.43	126	20.29	166	69.26	206	45.25	246	46.25
41	11.45	6F	20.57	127	20.55	167	70.26	207	45.50	247	46.50
42	11.60	70	20.71	128	20.80	168	71.26	208	45.75	248	46.75
43	11.75	71	20.83	129	21.07	169	72.26	209	46.00	249	47.00
44	11.90	72	20.97	130	21.33	170	73.26	210	46.25	250	47.25
45	12.04	73	21.10	131	21.60	171	74.26	211	46.50	251	47.50
46	12.20	74	21.24	132	21.86	172	75.26	212	46.75	252	47.75
47	12.35	75	21.38	133	22.13	173	76.26	213	47.00	253	48.00
48	12.49	76	21.52	134	22.40	174	77.26	214	47.25	254	48.25
49	12.65	77	21.65	135	22.66	175	78.26	215	47.50	255	48.50
50	12.79	78	21.78	136	22.91	176	79.26	216	47.75	256	48.75
51	12.95	79	21.91	137	23.17	177	80.26	217	48.00	257	49.00
52	13.09	7A	22.06	138	23.44	178	81.26	218	48.25	258	49.25
53	13.24	7B	22.19	139	23.70	179	82.26	219	48.50	259	49.50
54	13.39	7C	22.33	140	23.96	180	83.26	220	48.75	260	49.75
55	13.53	7D	22.46	141	24.22	181	84.26	221	49.00	261	50.00
56	13.68	7E	22.60	142	24.48	182	85.26	222	49.25	262	50.25
57	13.83	7F	22.74	143	24.74	183	86.26	223	49.50	263	50.50




Figure 1. Cutoff frequency vs. FCDATA ($R_{ISET} = 1.8k\Omega$)

R_{ISET}

R_{ISET} controls the internal current source, and its connection is essential. The recommended value (R_{ISET}) is $1.8k\Omega$. In power-down mode and filter bypass mode, no current flows into R_{ISET} .

Note. A value other than $1.8k\Omega$ will change the current consumption of SM5309B. In the determination of resistance value, caution should be taken to ensure the power dissipation does not exceed the absolute maximum rating for the package.

Half fc Mode

In half fc mode, the CH-2 and CH-3 cutoff frequency is 1/2 that of the CH-1 cutoff frequency setting. Half fc mode is useful for systems where the sampling frequency varies due to luminance (Y) and color difference signal (Cr, Cb) requirements as in component signals.

Group Delay Characteristics

The group delay varies with the cutoff frequency setting. Note also that in half fc mode, the group delay between CH-1 and CH-2/CH-3 varies.

Filter Bypass Mode

In filter bypass mode, the internal lowpass filter in SM5309B is bypassed and the signal is input to the output buffer stage directly. In filter bypass mode, the input type and multiplexer function are set just as for filter mode. But the cutoff frequency setting and fc mode setting have no effect on the outputs. In this mode, the passband frequency is 80MHz (typ), which can support SXGA-class signals.

Input Multiplexer Switching (MUXSEL)

The input multiplexer setting can also be set using the MUXSEL input. When set using the I²C-BUS, a certain amount of communication time is required, but the setting can be made using the MUXSEL input with arbitrary timing for high-speed switching. The input circuit of MUXSEL pin is placed in analog supply (VCC, GND) area.

MUXSEL pin	MUX flag	Multiplexer selection ^{*1}
L: GND	L	INnA
L: GND	H	INnB
H: VCC	L	INnB
H: VCC	H	INnB

^{*1}n = 1, 2, 3

Power-ON Reset

When power is applied, an internal power-ON reset circuit operates initializing the internal register flags to their default settings. At power-ON, all supplies should be applied simultaneously.

Reference Voltage (REF)

The REF_n pins ($n = 1, 2$) are internal reference voltage outputs. A 10 μ F capacitor connected between pin and ground is recommended for stability of movement. REF1 and REF2 are independent reference voltage outputs, and have no correspondence with settings of CH-1, CH-2, and CH-3.

USAGE PRECAUTIONS

Slave Address Setting

When slave address 92h is used, the ADS pin pull-up to VCC. When slave address 94h is used, the ADS input must be left open circuit. In this case, an external resistor should be connected as shown in figure 2 to reduce the risk of malfunction in the I²C-BUS interface due to large spikes or other noise invaded from outside. The recommended value is 10kΩ.

Direct Input Mode

In direct input mode, the signal is connected to the input without an input capacitor. However, the input DC voltage range varies with the use situation, hence the signal must be appropriately biased for the use situation. If the input voltage exceeds “Direct mode input DC voltage range” (see “Analog input characteristics”), take care of harmonic distortion may occur in the output signal. (For defending device breakdown occur, input bottom voltage and top voltage should be set within the absolute maximum ratings.)




Figure 2. Slave address 94h setting




Figure 3. Direct input mode

Power Supply Invest Timing

The SM5309B uses 2-type power supply, analog one (VCC) and I²C-BUS one (VDD). Therefore all power supply pins should be forced voltage at the same time power supply invested. In the case analog power supply and I²C-BUS one are set up separately, composing system the time-lag to makes short time as standard under 1ms is need. And if voltage of I²C-BUS interface power supply comes higher than one of analog power supply, it is necessary to set voltage of I²C-BUS interface power supply to make potential difference bellow 250mV as compared with voltage of analog one.

TYPICAL CHARACTERISTICS

$V_{CC} = 5.0V$, $V_{DD} = 3.0$ to $5.5V$, $T_a = 25^\circ C$, $f_{in} = 100\text{kHz}$, $V_{IN} = 1.0\text{Vp-p}$, $R_{ISET} = 1.8\text{k}\Omega$, $R_L = 75\Omega$, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FC DATA = 227, unless otherwise noted.




Figure 4. Gain and Phase characteristics
(filter bypass mode)




Figure 5. Gain and Group delay characteristics
(filter bypass mode)




Figure 6. Gain and Phase characteristics
(standard fc mode, FC DATA = 10)




Figure 7. Gain and Group delay characteristics
(standard fc mode, FC DATA = 10)




Figure 8. Gain and Phase characteristics
(half fc mode, FC DATA = 10)




Figure 9. Gain and Group delay characteristics
(half fc mode, FC DATA = 10)




Figure 10. Gain and Phase characteristics
(standard fc mode, FCDATA = 227)




Figure 11. Gain and Group delay characteristics
(standard fc mode, FCDATA = 227)




Figure 12. Gain and Phase characteristics
(half fc mode, FCDATA = 227)




Figure 13. Gain and Group delay characteristics
(half fc mode, FCDATA = 227)




Figure 14. Gain vs. FCDATA, fc mode




Figure 15. Phase vs. FCDATA, fc mode

	FCDATA	fc mode
(1)	227	standard
(2)	227	half
(3)	10	standard
(4)	10	half

	FCDATA	fc mode
(1)	227	standard
(2)	227	half
(3)	10	standard
(4)	10	half










Figure 16. Group delay vs. FCDATA, fc mode

	FCDATA	fc mode
(1)	227	standard
(2)	227	half
(3)	10	standard
(4)	10	half

Figure 17. $I_{CC1, 2, 3}$ vs. V_{CC} Figure 18. $I_{CC1, 2, 3}$ vs. T_a Figure 19. I_{CC4} vs. V_{CC} Figure 20. I_{CC4} vs. T_a Figure 21. Gain vs. V_{CC} Figure 22. Gain vs. T_a




Figure 23. V_{IN} vs. V_{OUT}
(filter mode, direct mode)




Figure 24. V_{IN} vs. V_{OUT}
(filter bypass mode, direct mode)

Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku,
Tokyo 104-0032, Japan
Telephone: +81-3-5541-6501
Facsimile: +81-3-5541-6510
<http://www.npc.co.jp/>
Email: sales@npc.co.jp

NC0609BE 2007.04