


■ OVERVIEW

The SM5613 series are C-MOS ICs for quartz crystal oscillating module. Each IC has a high frequency oscillating circuit and an output buffer with low current consumption. There are many kinds of type-capacitor for oscillation on chip or not, output level-TTL or CMOS, output drivability - 10TTL or 10LSTTL. (Refer to the SERIES TABLE).


■ FEATURES

- Operating voltage (4.5 ~ 5.5V)
- Built-in feed back resistance of oscillating circuit
- 3-state function
- Available up to 50MHz
- Low current consumption
- Chip form, 8-pin SOP
- Molybdenum gate C-MOS
- For third overtone wave use

■ BLOCK DIAGRAM



■ PACKAGE DIMENSION (UNIT: mm)



■ PIN COORDINATES


UNIT: μm

NAME	X	Y
INH	145	140
XT	345	140
XT	545	140
V _{SS}	745	140
Q	745	1150
V _{DD}	145	1155

■ PIN OUT

• 8 PIN SOP

(TOP VIEW)



■ PIN DESCRIPTION

NAME	FUNCTION
XT	Input terminal for oscillating
XT	Output terminal for oscillating
INH	"L"; High impedance On-chip pull-up resistance
V _{DD}	Power supply
V _{SS}	Ground
Q	Output (f_o)

f_o : Oscillating frequency

■ ABSOLUTE MAXIMUM RATING (V_{SS}=0V)

ITEM	SYMBOL	CONDITIONS	UNIT
Supply voltage	V _{DD}	-0.5 to +7.0	V
Input voltage	V _{IN}	-0.5 to V _{DD} +0.5	V
Output voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V
Storage temperature	T _{STG1}	-65 to +150	°C
	T _{STG2}	-40 to +125	
Output current	I _{OUT}	H series 10	mA
		N, K series 25	
* Power dissipation	P _W	200	mW
* Soldering temperature	T _{SLD}	255	°C
* Soldering time	t _{SLD}	10	S

Note: * mark is useful at SOP package.

■ RECOMMENDED OPERATIONAL CONDITIONS (V_{SS}=0V)

ITEM	SYMBOL	MIN	TYP	MAX	UNIT
Supply voltage	V _{DD}	4.0	5.0	6.0	V
Input voltage	V _{IN}	V _{SS}		V _{DD}	V
Operating temperature	T _{OPR}	-40		+85	°C

■ ELECTRICAL CHARACTERISTICS

1. N series

(V_{SS}=0V, T_a=-40 to 85°C, unless otherwise noted)

ITEM	SYMBOL	CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
H-level output voltage	V _{OH}	Q pin, Fig. 1	V _{DD} =4.5V, I _{OH} =16.0mA	3.9	4.2	V
			V _{DD} =4.0V, I _{OH} =14.4mA	3.4	3.7	
L-level output voltage	V _{OL}	Q pin, Fig. 1	V _{DD} =4.5V, I _{OL} =16.0mA		0.3	V
			V _{DD} =4.0V, I _{OL} =14.4mA		0.3	
Output leak current	I _Z	Q pin, Fig. 1, INH="L", V _{DD} =6.0V	V _{OH} =V _{DD}		10	μA
			V _{OL} =V _{SS}		10	
H-level input voltage	V _{IH}	INH pin	V _{DD} =5±0.5V	2.0		V
			V _{DD} =5±1.0V	2.2		
L-level input voltage	V _{IL}	INH pin	V _{DD} =5±1.0V		0.8	V
Current consumption	I _{DD1}	Load circuit 1, Fig. 2, INH=OPEN, CL=15pF	V _{DD} =5V, T _a =25°C		25	mA
			V _{DD} =5.5V		40	
	V _{DD} =6.0V			45		
	I _{DD2}		V _{DD} =5V, T _a =25°C		35	
V _{DD} =5.5V				50		
INH pin pull-up resistance	R _{UP}	Fig. 3		50	250	kΩ
Feedback resistance	R _f	Fig. 4	V _{DD} =5±0.5V	1.0	5.0	MΩ
			V _{DD} =5±1.0V	0.9	5.5	
Internal capacitor	C _G	Design value		8.5	12	pF
	C _D			12	17	

2. K series

(V_{SS}=0V, T_a=-40 to 85°C, unless otherwise noted)

ITEM	SYMBOL	CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
H-level output voltage	V _{OH}	Q pin, Fig. 1	V _{DD} =4.5V, I _{OH} =16.0mA	3.9	4.2		V
			V _{DD} =4.0V, I _{OH} =14.4mA	3.4	3.7		
L-level output voltage	V _{OL}	Q pin, Fig. 1	V _{DD} =4.5V, I _{OL} =16.0mA		0.3	0.4	V
			V _{DD} =4.0V, I _{OL} =14.4mA		0.3	0.4	
Output leak current	I _Z	Q pin, Fig. 1, INH="L", V _{DD} =6.0V	V _{OH} =V _{DD}			10	μA
			V _{OL} =V _{SS}			10	
H-level input voltage	V _{IH}	INH pin	V _{DD} =5±0.5V	2.0			V
			V _{DD} =5±1.0V	2.2			
L-level input voltage	V _{IL}	INH pin	V _{DD} =5±1.0V			0.8	V
Current consumption	I _{DDI}	Load circuit 1, Fig. 2, INH=OPEN, CL=15pF	V _{DD} =5V, T _a =25°C		25	28	mA
			V _{DD} =5.5V			40	
			V _{DD} =6.0V			45	
INH pin pull-up resistance	R _{UP}	Fig. 3		50		250	kΩ
Feedback resistance	R _f	Fig. 4	V _{DD} =5±0.5V	1.0		5.0	MΩ
			V _{DD} =5±1.0V	0.9		5.5	
Internal capacitor	C _G	Design value		8.5	12	15.5	pF
	C _D			12	17	22	

3. H series

(V_{SS}=0V, T_a=-40 to 85°C, unless otherwise noted)

ITEM	SYMBOL	CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
H-level output voltage	V _{OH}	Q pin, Fig. 1	V _{DD} =4.5V, I _{OH} =4.0mA	3.9	4.2		V
			V _{DD} =4.0V, I _{OH} =3.6mA	3.4	3.7		
L-level output voltage	V _{OL}	Q pin, Fig. 1	V _{DD} =4.5V, I _{OL} =4.0mA		0.3	0.5	V
			V _{DD} =4.0V, I _{OL} =3.6mA		0.3	0.5	
Output leak current	I _Z	Q pin, Fig. 1, INH="L", V _{DD} =6.0V	V _{OH} =V _{DD}			10	μA
			V _{OL} =V _{SS}			10	
H-level input voltage	V _{IH}	INH pin	V _{DD} =5±0.5V	2.0			V
			V _{DD} =5±1.0V	2.2			
L-level input voltage	V _{IL}	INH pin	V _{DD} =5±1.0V			0.8	V
Current consumption	I _{DDI}	Load circuit 1, Fig. 2, INH=OPEN, CL=15pF	V _{DD} =5V, T _a =25°C		20	25	mA
			V _{DD} =5.5V			35	
			V _{DD} =6.0V			40	
INH pin pull-up resistance	R _{UP}	Fig. 3		50		250	kΩ
Feedback resistance	R _f	Fig. 4	V _{DD} =5±0.5V	1.0		5.0	MΩ
			V _{DD} =5±1.0V	0.9		5.5	
Internal capacitor	C _G	Design value		8.5	12	15.5	pF
	C _D			12	17	22	

■ SWITCHING CHARACTERISTICS

1. N series

$V_{SS} = 0V$, $T_a = -40$ to $+85^\circ C$ unless otherwise noted.

ITEM	SYMBOL	CONDITIONS			LIMITS			UNIT
					MIN	TYP	MAX	
Output rise time	T_{r1}	Load circuit 1, Fig. 2 0.1V _{DD} to 0.9V _{DD}	CL=15pF	V _{DD} =5±0.5V	2.0	4.0	ns	
				V _{DD} =5±1.0V				4.6
	CL=50pF		V _{DD} =5±0.5V	4.0	8.0			
			V _{DD} =5±1.0V			9.5		
Output fall time	T_{f1}	Load circuit 1, Fig. 2 0.9V _{DD} to 0.1V _{DD}	CL=15pF	V _{DD} =5±0.5V	2.0		4.0	ns
				V _{DD} =5±1.0V		4.6		
	CL=50pF		V _{DD} =5±0.5V	4.0	8.0			
			V _{DD} =5±1.0V			9.5		
Output duty cycle	DUTY	Load circuit 2, Fig. 2, CL=50pF, Ta=25°C, V _{DD} =5.0V			45		55	%
Output disable delay time	T _{PLZ}	Fig. 2, Ta=25°C, V _{DD} =5±1.0V, Load CL≤50pF				100	ns	
Output enable delay time	T _{PZL}					100		
Maximum operating frequency	f _{MAX1}	Load circuit 1, Fig. 2	CL=15pF	V _{DD} =5±1.0V	50		MHz	
	f _{MAX2}		CL=50pF	V _{DD} =5±0.5V	50			
Minimum operating frequency	f _{MIN}	Load circuit 1, Fig. 2, CL=50pF, V _{DD} =5±1.0V				30	MHz	

2. K series

$V_{SS} = 0V$, $T_a = -40$ to $+85^\circ C$ unless otherwise noted.


ITEM	SYMBOL	CONDITIONS			LIMITS			UNIT
					MIN	TYP	MAX	
Output rise time	T_{r1}	Load circuit 2, Fig. 2 0.4V _{DD} to 2.4V _{DD}	CL=15pF	V _{DD} =5±0.5V	1.5	3.0	ns	
				V _{DD} =5±1.0V				3.5
	CL=50pF		V _{DD} =5±0.5V	3.0	6.0			
			V _{DD} =5±1.0V			7.0		
Output fall time	T_{f1}	Load circuit 2, Fig. 2 2.4V _{DD} to 0.4V _{DD}	CL=15pF	V _{DD} =5±0.5V	1.5		3.0	ns
				V _{DD} =5±1.0V		3.5		
	CL=50pF		V _{DD} =5±0.5V	3.0	6.0			
			V _{DD} =5±1.0V			7.0		
Output duty cycle	DUTY	Load circuit 2, Fig. 2, CL=15pF, Ta=25°C, V _{DD} =5.0V			45		55	%
Output disable delay time	T _{PLZ}	Fig. 2, Ta=25°C, V _{DD} =5±1.0V, Load CL≤50pF				100	ns	
Output enable delay time	T _{PZL}					100		
Maximum operating frequency	f _{MAX}	Load circuit 2, Fig. 2, V _{DD} =5±1.0V			50		MHz	
Minimum operating frequency	f _{MIN}	Load circuit 2, Fig. 2, V _{DD} =5±1.0V				30	MHz	

3. H series


$V_{SS} = 0V$, $T_a = -40$ to $+85^\circ C$ unless otherwise noted.

ITEM	SYMBOL	CONDITIONS			LIMITS			UNIT
					MIN	TYP	MAX	
Output rise time	T_{r1}	Load circuit 1, Fig. 2 0.1V _{DD} to 0.9V _{DD}	CL=15pF	V _{DD} =5±0.5V	5.0	10	ns	
				V _{DD} =5±1.0V				12
	CL=50pF		V _{DD} =5±0.5V	13	26			
			V _{DD} =5±1.0V			30		
Output fall time	T_{f1}	Load circuit 1, Fig. 2 0.9V _{DD} to 0.1V _{DD}	CL=15pF	V _{DD} =5±0.5V	5.0		10	ns
				V _{DD} =5±1.0V		12		
	CL=50pF		V _{DD} =5±0.5V	13	26			
			V _{DD} =5±1.0V			30		
Output duty cycle	DUTY	Load circuit 1, Fig. 2, CL=15pF, Ta=25°C, V _{DD} =5.0V			45		55	%
Output disable delay time	T _{PLZ}	Fig. 2, Ta=25°C, V _{DD} =5±1.0V, Load CL≤50pF				100	ns	
Output enable delay time	T _{PZL}					100		
Minimum operating frequency	f _{MAX}	Load circuit 1, Fig. 2, V _{DD} =5±1.0V			50		MHz	
Maximum operating frequency	f _{MIN}	Load circuit 1, Fig. 2, V _{DD} =5±1.0V				30	MHz	

■ LOAD CIRCUIT



Load Circuit 1 (H, N versions)



Load Circuit 2 (K versions)

■ TEST CIRCUIT




Fig. 1




Fig. 2




Fig. 3







Fig. 4


■ WAVEFORMS FOR SWITCHING TIME



■ DUTY FACTOR



■ OUTPUT DISABLE TIME



■ SERIES TABLE

Versions	Output frequency	Built-in capacity	Output current (mA)	Fan out (TTL)	Input level	Output level	Delivery Form
SM5613N1	f_o	○	16	10	TTL	CMOS	Chip
N1S	f_o	○	16	10	TTL	CMOS	8Pin SOP
K1	f_o	○	16	10	TTL	TTL	Chip
K1S	f_o	○	16	10	TTL	TTL	8Pin SOP
H1	f_o	○	4	10LS	TTL	CMOS	Chip
H1S	f_o	○	4	10LS	TTL	CMOS	8Pin SOP

■ FUNCTION

CONTROL	OUTPUT TERMINAL
INH	Q
H (OPEN)	Output (f_o)
L	High impedance

f_o : Oscillating frequency