

## OVERVIEW

The SM5865AM is a 24-bit input D/A converter for high-quality digital audio equipment. It comprises newly developed DEM (dynamic element matching) circuits, 3rd-order  $\Sigma\Delta$  noise shaper and 23-level quantizer to control wide-band residual quantization noise in the signal band, making it ideal for application with high-frequency sampling formats. Also, the order of the required final-stage analog lowpass filter can be reduced, compared to filters for available devices, enhancing output tone quality. The output stage employs complementary outputs for high-accuracy analog signals, with appropriate lowpass filtering of the output signal.

A single SM5865AM IC can be used in combination with an 8-times oversampling digital filter for conversion for a single audio channel.

## FEATURES


- Single-channel D/A converter built-in
- High performance  
(120 dB signal-to-noise ratio)  
(0.001% total harmonic distortion and noise)  
(110 dB dynamic range)
- $\Sigma\Delta$  D/A converter
  - 3rd-order noise shaper
  - 23-level quantizer
- Input data format
  - 20 or 24-bit word length
  - MSB first, right-justified format
  - 8 or 4 times oversampling at  $f_s = 32/44.1/48/88.2/96/192$  kHz
- System clock frequency
  - 128/192/256/384/512/768 fs
- Single 5 V operating supply voltage
- 24-pin SSOP package
- Molybdenum-gate CMOS process

## ORDERING INFORMATION

Device	Package
SM5865AM	24-pin SSOP

## PINOUT


(Top view)




## PACKAGE DIMENSIONS

(Unit: mm)

### 24-pin SSOP



**BLOCK DIAGRAM**



## PIN DESCRIPTION

Number	Name	I/O	Description
1	DVSS	-	Digital ground
2	DI	I	Data input
3	BCKI	I	Bit clock input
4	WCKI	I	Word clock input
5	IWSL	I <sub>p</sub>	Input data word length select. 24-bit when HIGH, and 20-bit when LOW.
6	RSTN	I <sub>p</sub>	System reset. Reset when LOW.
7	TSTN	I <sub>p</sub>	Test pin. Tie HIGH or leave open for normal operation.
8	TO	O	Test output
9	DVDD	-	Digital supply
10	CKI	I	System clock input
11	CKDVN	I <sub>p</sub>	System clock frequency divider ratio select. 1 when HIGH (no division), and 2 when LOW.
12	CVSS	-	System clock ground
13	AVSSB	-	Analog ground B
14	RBN	I	Built-in resistor connection B
15	IOUTBN	O	Inverse-phase analog output B
16	IOUTB	O	In-phase analog output B
17	RBP	I	Built-in resistor connection B
18	AVDDB	-	Analog supply B
19	AVDDA	-	Analog supply A
20	RAN	I	Built-in resistor connection A
21	IOUTAN	O	Inverse-phase analog output A
22	IOUTA	O	In-phase analog output A
23	RAP	I	Built-in resistor connection A
24	AVSSA	-	Analog ground A

I<sub>p</sub> : Pull-up input

## SPECIFICATIONS

### Absolute Maximum Ratings

$$DV_{SS} = AV_{SSA} = AV_{SSB} = CV_{SS} = 0 \text{ V}, DV_{DD} = AV_{DDA} = AV_{DDB}$$

Parameter	Symbol	Rating	Unit
Supply voltage range	$DV_{DD}, AV_{DDA}, AV_{DDB}$	-0.3 to 7.0	V
Input voltage range <sup>1</sup>	$V_{IN}$	$DV_{SS} - 0.3$ to $DV_{DD} + 0.3$	V
Storage temperature range	$T_{stg}$	-55 to 125	°C
Power dissipation	$P_D$	250	mW
Soldering temperature	$T_{slid}$	255	°C
Soldering time	$t_{slid}$	10	s

1. Pins DI, BCKI, WCKI, CKDVN, IWSL, RSTN, TSTN.  
Also applicable during supply switching.

### Recommended Operating Conditions

$$DV_{SS} = AV_{SSA} = AV_{SSB} = CV_{SS} = 0 \text{ V}, DV_{DD} = AV_{DDA} = AV_{DDB}$$

Parameter	Symbol	Rating	Unit
Supply voltage range	$DV_{DD}, AV_{DDA}, AV_{DDB}$	4.5 to 5.5	V
Supply voltage variation	$DV_{DD} - AV_{DDA}$ $DV_{DD} - AV_{DDB}$ $AV_{DDA} - AV_{DDB}$ $DV_{SS} - AV_{SSA}$ $DV_{SS} - AV_{SSB}$ $AV_{SSA} - AV_{SSB}$ $DV_{SS} - CV_{SS}$ $AV_{SSA} - CV_{SS}$ $AV_{SSB} - CV_{SS}$	±0.1	V
Operating temperature range	$T_{opr}$	-40 to 85	°C

## DC Electrical Characteristics

Recommended operating conditions, unless otherwise specified

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
DVDD supply current <sup>1</sup>	$I_{DD}$		TBD			mA
AVDDA, AVddb supply current <sup>1</sup>	$I_{DDA}$					mA
CKI HIGH-level input voltage	$V_{IHC}$		$0.7V_{DD}$	-	-	V
CKI LOW-level input voltage	$V_{ILC}$		-	-	$0.3V_{DD}$	V
CKI input voltage	$V_{INAC}$	AC coupling	1.0	-	-	V
HIGH-level input voltage <sup>2</sup>	$V_{IH}$		2.4	-	-	V
LOW-level input voltage <sup>2</sup>	$V_{IL}$		-	-	0.5	V
HIGH-level output voltage <sup>3</sup>	$V_{OH}$	$I_{OH} = -1$ mA	$DV_{DD} - 0.4$	-	-	V
LOW-level output voltage <sup>3</sup>	$V_{OL}$	$I_{OL} = 1$ mA	-	-	0.4	V
CKI HIGH-level input current	$I_{IHC}$	$V_{IN} = DV_{DD}$	30	60	120	$\mu$ A
CKI LOW-level input current	$I_{ILC}$	$V_{IN} = 0$ V	30	60	120	$\mu$ A
LOW-level input current <sup>4</sup>	$I_{IL2}$	$V_{IN} = 0$ V	-	9	18	$\mu$ A
HIGH-level input leakage current <sup>5</sup>	$I_{IH1}$	$V_{IN} = DV_{DD}$	-	-	1.0	$\mu$ A
LOW-level input leakage current <sup>5</sup>	$I_{IL1}$	$V_{IN} = 0$ V	-	-	1.0	$\mu$ A
HIGH-level input leakage current <sup>6</sup>	$I_{IH2}$	$V_{IN} = DV_{DD}$	-	-	1.0	$\mu$ A

1.  $DV_{DD} = AV_{DDA} = AV_{ddb} = 5$  V, system clock input frequency  $f_{CKI} = 16.9344$  MHz, no output load, NPC-standard input data pattern.

2. Pins DI, BCKI, WCKI, CKDVN, IWSL, RSTN, TSTN.

3. Pin TO.

4. Pins CKDVN, IWSL, RSTN, TSTN.


5. Pins DI, BCKI, WCKI.

6. Pins CKDVN, IWSL, RSTN, TSTN.

**AC Electrical Characteristics**

**System clock (CKI)**

Parameter	Symbol	Rating			Unit
		min	typ	max	
HIGH-level clock pulsewidth	$t_{CWH}$	TBD	-	TBD	ns
LOW-level clock pulsewidth	$t_{CWL}$	TBD	-	TBD	ns
Clock pulse cycle	$t_{CKI}$	TBD		TBD	ns




**Reset Input (RSTN)**

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
RSTN LOW-level pulsewidth	$t_{RSTN}$	At power ON	1	-	-	$\mu$ s
		After power ON	100	-	-	ns

**Serial input (BCKI, DI, WCKI)**

Parameter	Symbol	Rating			Unit
		min	typ	max	
BCKI HIGH-level pulsewidth	$t_{BCWH}$	10	-	-	ns
BCKI LOW-level pulsewidth	$t_{BCWL}$	10	-	-	ns
BCKI pulse cycle	$t_{BCY}$	20	-	-	ns
DI setup time	$t_{DS}$	5	-	-	ns
DI hold time	$t_{DH}$	5	-	-	ns
WCKI edge to first BCKI rising edge	$t_{BW}$	10	-	-	ns
Last BCKI rising edge to WCKI edge	$t_{WB}$	10	-	-	ns



**AC Analog Characteristics**


$DV_{DD} = AV_{DDA} = AV_{DDB} = 5\text{ V}$ ,  $DV_{SS} = AV_{SSA} = AV_{SSB} = CV_{SS} = 0\text{ V}$ ,  $T_a = 25\text{ }^\circ\text{C}$ ,  
 44.1 kHz input sampling frequency,  $f_{CKI} = 16.9344\text{ MHz}$  (384fs), 48fs operation

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Total harmonic distortion	THD + N	1 kHz, 0 dB	TBD			%
LSI output level	$V_{out1}$	1 kHz, 0 dB				Vrms
Dynamic range	D.R	1 kHz, -60 dB				dB
Signal-to-noise ratio	S/N	1 kHz, 0/-∞ dB				dB

Estimated values for audio signal data with up to 20 kHz bandwidth,  
 $DV_{DD} = AV_{DDA} = AV_{DDB} = 5\text{ V}$ ,  $DV_{SS} = AV_{SSA} = AV_{SSB} = CV_{SS} = 0\text{ V}$ ,  $T_a = 25\text{ }^\circ\text{C}$ ,  
 48 kHz input sampling frequency,  $f_{CKI} = 24.576\text{ MHz}$  (512fs), 64fs operation  
 96 kHz input sampling frequency,  $f_{CKI} = 24.576\text{ MHz}$  (256fs), 32fs operation

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Total harmonic distortion	THD + N	1 kHz, 0 dB	TBD			%
LSI output level	$V_{out1}$	1 kHz, 0 dB				Vrms
Dynamic range	D.R	1 kHz, -60 dB				dB
Signal-to-noise ratio	S/N	1 kHz, 0/-∞ dB				dB

**Measurement circuit block diagram**



**Measurement conditions**

$DV_{DD} = AV_{DDA} = AV_{DDB} = 5\text{ V}$ ,  $DV_{SS} = AV_{SSA} = AV_{SSB} = CV_{SS} = 0\text{ V}$ ,  $T_a = 25\text{ }^\circ\text{C}$

Parameter	Symbol	3346A left/right-channel selector switch	AD725C distortion analyzer with built-in filter
Total harmonic distortion	THD + N	THRU	20 kHz lowpass filter ON 400 Hz highpass filter OFF
Output level	$V_{out}$		
Dynamic range	D.R	D-RANGE	20 kHz lowpass filter ON 400 Hz highpass filter OFF JIS A filter ON
Signal-to-noise ratio	S/N	THRU	

Measurement circuit

**TBD**

Preliminary



## FUNCTIONAL DESCRIPTION

### Quantization Noise Reduction

The SM5865AM employs a 3rd-order 23-level quantizer noise shaper to effectively reduce quantization noise in the audio band. The quantization noise component at 16fs to 96fs operation is shown in figure 1.




Figure 1. Quantization noise level

### Internal Oversampling Operation

The SM5865AM accepts data output from an 8-times or 4-times oversampling digital filter, and oversampled internally again up to the noise shaper operating rate. The internal oversampling factor is determined automatically from the system clock input frequency and the input sampling frequency. This internal oversampling factor (n) must be an integer satisfying the conditions shown in table 1.

Table 1. Operating conditions

Parameter	CKDVN = HIGH	CKDVN = LOW
$f_{WCKI}$ and $f_{CKI}$ compulsory conditions <sup>1</sup>	$f_{CKI} = f_{WCKI} \times 8 \times n$ where n = 1, 2, 3, ...	$f_{CKI} = f_{WCKI} \times 16 \times n$ where n = 1, 2, 3, ...
Noise shaper operating frequency	$f_{ns} = f_{WCKI} \times n = \frac{f_{CKI}}{8}$	$f_{ns} = f_{WCKI} \times n = \frac{f_{CKI}}{16}$

1.  $f_{WCKI}$  = word clock frequency,  $f_{CKI}$  = input system clock frequency, n = internal oversampling factor

SM5865AM




Figure 2. Clock-related inputs

Table 2 shows some possible combinations for the circuit configuration shown in figure 3.




Figure 3. Circuit configuration

Table 2. System clock frequencies (CKDVN = HIGH)

fs	System clock frequency <sup>1</sup> f <sub>CKI</sub>	Noise shaper operating rate	Internal factor (8fs input)	Internal factor (4fs input)
32 kHz	4.096 MHz (128fs)	16fs	2	4
32 kHz	6.144 MHz (192fs)	24fs	3	6
32 kHz	8.192 MHz (256fs)	32fs	4	8
32 kHz	12.288 MHz (384fs)	48fs	6	12
32 kHz	16.384 MHz (512fs)	64fs	8	16
32 kHz	24.576 MHz (768fs)	96fs	12	24
44.1 kHz	5.6448 MHz (128fs)	16fs	2	4
44.1 kHz	8.4672 MHz (192fs)	24fs	3	6
44.1 kHz	11.2896 MHz (256fs)	32fs	4	8
44.1 kHz	16.9344 MHz (384fs)	48fs	6	12
44.1 kHz	22.5792 MHz (512fs)	64fs	8	16
44.1 kHz	33.8688 MHz (768fs)	96fs	12	24
48 kHz	6.144 MHz (128fs)	16fs	2	4
48 kHz	9.216 MHz (192fs)	24fs	3	6
48 kHz	12.288 MHz (256fs)	32fs	4	8
48 kHz	18.432 MHz (384fs)	48fs	6	12
48 kHz	24.576 MHz (512fs)	64fs	8	16
48 kHz	36.864 MHz (768fs)	96fs	12	24

Table 2. System clock frequencies (CKDVN = HIGH)

fs	System clock frequency <sup>1</sup> f <sub>CKI</sub>	Noise shaper operating rate	Internal factor (8fs input)	Internal factor (4fs input)
88.2 kHz	11.2896 MHz (128fs)	16fs	2	4
88.2 kHz	16.9344 MHz (192fs)	24fs	3	6
88.2 kHz	22.5792 MHz (256fs)	32fs	4	8
88.2 kHz	33.8688 MHz (384fs)	48fs	6	12
96 kHz	12.288 MHz (128fs)	16fs	2	4
96 kHz	18.432 MHz (192fs)	24fs	3	6
96 kHz	24.576 MHz (256fs)	32fs	4	8
96 kHz	36.864 MHz (384fs)	48fs	6	12
192 kHz	24.576 MHz (128fs)	16fs	2	4
192 kHz	36.864 MHz (192fs)	24fs	3	6

1. When CKDVN = LOW, the system clock frequency f<sub>CKI</sub> is halved, so the values shown are half the input frequency required for the same sampling rate and internal factors.

### System Clock Divider (CKDVN)

The SM5865AM has a built-in divide-by-2 system clock frequency divider. The divider enables the internal system clock to operate at half the input frequency, for example when the external master clock input frequency is high.

### System Reset (RSTN)

The device should be reset in the following cases.

- At power ON
- When the system clock CKI stops, or other abnormalities occur.

The device is reset by applying a LOW-level pulse on RSTN.

### Audio Data Input (DI, BCKI, WCKI, IWSL)

#### Input data format


The audio data is input in MSB-first, 2s-complement, 24-bit/20-bit serial format. The input word bit length is selected by IWSL, 24-bit when HIGH or open circuit, and 20-bit when LOW.

#### Jitter-free function

Serial input data bits on DI are read into an SIPO register (serial-to-parallel converter register) on the rising edge of the bit clock BCKI where the serial data is converted into parallel data. The internal parallel data control timing is derived from the system clock, and is not affected by any jitter on the input data clocks (WCKI and BCKI). After a reset operation is released when RSTN goes HIGH, the internal timing and the WCKI input timing are phase compared on the first and subsequent WCKI falling edges and the comparison result is used to perform timing adjustment to maintain the word boundary relationship between the internal timing and the WCKI clock.

**TIMING DIAGRAMS**


**384fs System Clock Input Timing**



\* Data can be input at any period within the word clock cycle.

Draft


256fs System Clock Input Timing



\* Data can be input at any period within the word clock cycle.


TYPICAL APPLICATIONS

Input Interface Circuit




Preliminary


Analog Output Circuit 1




Analog Output Circuit 2



Analog Output Circuit 3



Analog Output Circuit 4



Note that the analog output characteristics are not guaranteed for non-standard output circuit configurations.



For Preliminary

NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.

**NPC**  
NIPPON PRECISION CIRCUITS INC.

NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome  
Koto-ku, Tokyo 135-8430, Japan  
Telephone: 03-3642-6661  
Facsimile: 03-3642-6698