

SM73306

CMOS Rail-to-Rail Input and Output Operational Amplifier

General Description

The SM73306 amplifier was specifically developed for single supply applications that operate from -40°C to $+125^{\circ}\text{C}$. This wide temperature range makes it well-suited for photovoltaic systems. A unique design topology enables the SM73306 common-mode voltage range to accommodate input signals beyond the rails. This eliminates non-linear output errors due to input signals exceeding a traditionally limited common-mode voltage range. The SM73306 signal range has a high CMRR of 82 dB for excellent accuracy in non-inverting circuit configurations.

The SM73306 rail-to-rail input is complemented by rail-to-rail output swing. This assures maximum dynamic signal range which is particularly important in 5V systems.

Ultra-low input current of 150 fA and 120 dB open loop gain provide high accuracy and direct interfacing with high impedance sources.

Features

(Typical unless otherwise noted)


- Renewable Energy Grade
- Rail-to-Rail input common-mode voltage range, guaranteed over temperature
- Rail-to-Rail output swing within 20 mV of supply rail, 100 k Ω load
- Operates from 5V to 15V supply
- Excellent CMRR and PSRR 82 dB
- Ultra low input current 150 fA
- High voltage gain ($R_L = 100\text{ k}\Omega$) 120 dB
- Low supply current (@ $V_S = 5\text{V}$) 500 μA /Amplifier
- Low offset voltage drift 1.0 $\mu\text{V}/^{\circ}\text{C}$

Applications

- Automotive transducer amplifier
- Pressure sensor
- Oxygen sensor
- Temperature sensor
- Speed sensor



Connection Diagram



Ordering Information

Part Number	Package	Transport Media	Package Marking	NSC Drawing
SM73306MA	SOIC-8	95 Units in Rails	S3306	M08A
SM73306MAE		250 Units in Tape and Reel	S3306	
SM73306MAX		2500 Units in Tape and Reel	S3306	

Absolute Maximum Ratings *(Note 1)*

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance <i>(Note 2)</i>	2000V
Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	(V ⁺) + 0.3V, (V ⁻) – 0.3V
Supply Voltage (V ⁺ – V ⁻)	16V
Current at Input Pin	±5 mA
Current at Output Pin <i>(Note 3)</i>	±30 mA
Current at Power Supply Pin	40 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature <i>(Note 4)</i>	150°C

Operating Conditions *(Note 1)*

Supply Voltage	2.5V ≤ V ⁺ ≤ 15.5V
Junction Temperature Range	–40°C ≤ T _J ≤ +125°C
Thermal Resistance (θ _{JA})	171°C/W

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ = 5V, V⁻ = 0V, V_{CM} = V_O = V⁺/2 and R_L > 1 MΩ. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ <i>(Note 5)</i>	Limit <i>(Note 6)</i>	Units
V _{OS}	Input Offset Voltage		0.11	6.0 6.8	mV max
TCV _{OS}	Input Offset Voltage Average Drift		1.0		μV/°C
I _B	Input Bias Current	<i>(Note 11)</i>	0.15	200	pA max
I _{OS}	Input Offset Current	<i>(Note 11)</i>	0.075	100	pA max
R _{IN}	Input Resistance		>10		Tera Ω
C _{IN}	Common-Mode Input Capacitance		3		pF
CMRR	Common-Mode Rejection Ratio	0V ≤ V _{CM} ≤ 15V V ⁺ = 15V	82	63 58	dB min
		0V ≤ V _{CM} ≤ 5V	82	63 58	
+PSRR	Positive Power Supply Rejection Ratio	5V ≤ V ⁺ ≤ 15V, V _O = 2.5V	82	63 58	dB min
–PSRR	Negative Power Supply Rejection Ratio	0V ≤ V ⁻ ≤ –10V, V _O = 2.5V	82	63 58	dB min
V _{CM}	Input Common-Mode Voltage Range	V ⁺ = 5V and 15V For CMRR ≥ 50 dB	V ⁻ – 0.3	–0.25 0	V max
			V ⁺ + 0.3	V ⁺ + 0.25 V⁺	V min
A _V	Large Signal Voltage Gain	R _L = 2 kΩ: Sourcing <i>(Note 7)</i> Sinking	300		V/mV
			40		min

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units		
V_O	Output Swing	$V^+ = 5V$ $R_L = 2\text{ k}\Omega$ to $V^+/2$	4.9	4.8 4.7	V min		
			0.1	0.18 0.24	V max		
		$V^+ = 5V$ $R_L = 600\Omega$ to $V^+/2$	4.7	4.5 4.24	V min		
			0.3	0.5 0.65	V max		
		$V^+ = 15V$ $R_L = 2\text{ k}\Omega$ to $V^+/2$	14.7	14.4 14.0	V min		
			0.16	0.35 0.5	V max		
		$V^+ = 15V$ $R_L = 600\Omega$ to $V^+/2$	14.1	13.4 13.0	V min		
			0.5	1.0 1.5	V max		
		I_{SC}	Output Short Circuit Current $V^+ = 5V$	Sourcing, $V_O = 0V$	25	16 10	mA min
				Sinking, $V_O = 5V$	22	11 8	
I_{SC}	Output Short Circuit Current $V^+ = 15V$	Sourcing, $V_O = 0V$	30	28 20			
		Sinking, $V_O = 5V$ (Note 8)	30	30 22			
I_S	Supply Current	$V^+ = +5V$, $V_O = V^+/2$	1.0	1.75 2.1	mA max		
		$V^+ = +15V$, $V_O = V^+/2$	1.3	1.95 2.3	mA max		

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = V_O = V^+/2$ and $R_L > 1\text{M}\Omega$. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	1.3	0.7 0.5	$\text{V}\mu\text{s min}$
GBW	Gain-Bandwidth Product	$V^+ = 15\text{V}$	1.5		MHz
ϕ_m	Phase Margin		50		Deg
G_m	Gain Margin		15		dB
	Amp-to-Amp Isolation	(Note 10)	150		dB
e_n	Input-Referred Voltage Noise	$F = 1\text{ kHz}$ $V_{\text{CM}} = 1\text{V}$	37		$\frac{n\text{V}}{\sqrt{\text{Hz}}}$
i_n	Input-Referred Current Noise	$F = 1\text{ kHz}$	0.06		$\frac{\text{pA}}{\sqrt{\text{Hz}}}$
T.H.D.	Total Harmonic Distortion	$F = 1\text{ kHz}$, $A_V = -2$ $R_L = 10\text{ k}\Omega$, $V_O = -4.1\text{ V}_{\text{PP}}$	0.01		%
		$F = 10\text{ kHz}$, $A_V = -2$ $R_L = 10\text{ k}\Omega$, $V_O = 8.5\text{ V}_{\text{PP}}$ $V^+ = 10\text{V}$	0.01		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 k Ω in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of $\pm 30\text{ mA}$ over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of $T_{\text{J(max)}}$, θ_{JA} and T_{A} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{\text{J(max)}} - T_{\text{A}})/\theta_{\text{JA}}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: $V^+ = 15\text{V}$, $V_{\text{CM}} = 7.5\text{V}$ and R_L connected to 7.5V. For Sourcing tests, $7.5\text{V} \leq V_O \leq 11.5\text{V}$. For Sinking tests, $3.5\text{V} \leq V_O \leq 7.5\text{V}$.







Note 8: Do not short circuit output to V^+ , when V^+ is greater than 13V or reliability will be adversely affected.

Note 9: $V^+ = 15\text{V}$. Connected as voltage follower with 10V step input. Number specified is the slower of the positive and negative slew rates.


Note 10: Input referred, $V^+ = 15\text{V}$ and $R_L = 100\text{ k}\Omega$ connected to 7.5V. Each amp excited in turn with 1 kHz to produce $V_O = 12\text{ V}_{\text{PP}}$.

Note 11: Guaranteed limits are dictated by tester limits and not device performance. Actual performance is reflected in the typical value.


Typical Performance Characteristics $V_S = +15V$, Single Supply, $T_A = 25^\circ C$ unless otherwise specified




Sinking Current vs Output Voltage




Sinking Current vs Output Voltage




Output Voltage Swing vs Supply Voltage




Input Voltage Noise vs Frequency




Input Voltage Noise vs Input Voltage



Input Voltage Noise vs Input Voltage




Input Voltage Noise vs Input Voltage




30159537

Crosstalk Rejection vs Frequency




30159538

Crosstalk Rejection vs Frequency




30159539

Positive PSRR vs Frequency




30159540

Negative PSRR vs Frequency




30159541

CMRR vs Frequency




30159542

CMRR vs Input Voltage




30159543

CMRR vs Input Voltage




30159544

CMRR vs Input Voltage




30159545

ΔV_{OS} vs CMR




30159546

ΔV_{OS} vs CMR




30159547

Input Voltage vs Output Voltage




30159548

Input Voltage vs Output Voltage




30159549

Open Loop Frequency Response




30159550

Open Loop Frequency Response




30159551

Open Loop Frequency Response vs Temperature




30159552

Maximum Output Swing vs Frequency




30159553

Gain and Phase vs Capacitive Load




30159554

Gain and Phase vs Capacitive Load




30159555

Open Loop Output Impedance vs Frequency




30159556

Open Loop Output Impedance vs Frequency




30159557

Slew Rate vs Supply Voltage




30159558

Non-Inverting Large Signal Pulse Response




30159559

Non-Inverting Large Signal Pulse Response



30159560


Non-Inverting Large Signal Pulse Response



TIME (1 μs/DIV)

30159561


Non-Inverting Small Signal Pulse Response



TIME (1 μs/DIV)

30159562


Non-Inverting Small Signal Pulse Response



TIME (1 μs/DIV)

30159563


Non-Inverting Small Signal Pulse Response



TIME (1 μs/DIV)

30159564


Inverting Large Signal Pulse Response



TIME (1 μs/DIV)

30159565


Inverting Large Signal Pulse Response



TIME (1 μs/DIV)


30159566

Inverting Large Signal Pulse Response




30159567

Inverting Small Signal Pulse Response




30159568

Inverting Small Signal Pulse Response




30159569

Inverting Small Signal Pulse Response




30159570

Stability vs Capacitive Load




30159571


Stability vs Capacitive Load




30159572




30159573



30159574



30159575




30159576

Application Hints

INPUT COMMON-MODE VOLTAGE RANGE


Unlike Bi-FET amplifier designs, the SM73306 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.



30159508

FIGURE 1. An Input Voltage Signal Exceeds the SM73306 Power Supply Voltages with No Output Phase Inversion

The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins possibly affecting reliability.



30159509

FIGURE 2. A ±7.5V Input Signal Greatly Exceeds the 5V Supply in *Figure 3* Causing No Phase Inversion Due to R_i

Applications that exceed this rating must externally limit the maximum input current to ± 5 mA with an input resistor (R_i) as shown in *Figure 3*.




FIGURE 3. R_I Input Current Protection for Voltages Exceeding the Supply Voltages

RAIL-TO-RAIL OUTPUT

The approximate output resistance of the SM73306 is 110 Ω sourcing and 80 Ω sinking at $V_S = 5V$. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the SM73306.

Although the SM73306 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors with even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.

When high input impedances are demanded, guarding of the SM73306 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See *Printed-Circuit-Board Layout for High Impedance Work*).

The effect of input capacitance can be compensated for by adding a capacitor, C_f , around the feedback resistors (as in *Figure 1*) such that:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or

$$R_1 C_{IN} \leq R_2 C_f$$

Since it is often difficult to know the exact value of C_{IN} , C_f can be experimentally adjusted so that the desired pulse response is achieved.




FIGURE 4. Cancelling the Effect of Input Capacitance

CAPACITIVE LOAD TOLERANCE

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally

included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see *Typical Curves*).

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in *Figure 5*.





FIGURE 5. SM73306 Noninverting Amplifier, Compensated to Handle Capacitive Loads

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the SM73306, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.


To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the SM73306's inputs and the terminals of components connected to the op-amp's inputs, as in *Figure 6*. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 10¹² Ω , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input.

This would cause a 33 times degradation from the SM73306's actual performance. If a guard ring is used and held within 5 mV of the inputs, then the same resistance of 10¹² Ω will only cause 0.05 pA of leakage current. See *Figure 7* for typical connections of guard rings for standard op-amp configurations.




30159513

FIGURE 6. Examples of Guard Ring in PC Board Layout




30159514

Inverting Amplifier



30159515

Non-Inverting Amplifier




30159516

Follower

FIGURE 7. Typical Connections of Guard Rings

Application Circuits


DC Summing Amplifier ($V_{IN} \geq 0V_{DC}$ and $V_O \geq V_{DC}$)



30159518

Where: $V_O = V_1 + V_2 - V_3 - V_4$
 $(V_1 + V_2 \geq (V_3 + V_4))$ to keep $V_O > 0V_{DC}$

High Input Z, DC Differential Amplifier



30159519

For


$$\frac{R1}{R2} = \frac{R4}{R3}$$

(CMRR depends on this resistor ratio match)

$$V_O = 1 + \frac{R4}{R3} (V_2 - V_1)$$

As shown: $V_O = 2(V_2 - V_1)$


Photo Voltaic-Cell Amplifier



30159520

also take advantage of the SM73306 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less.


Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range



30159523

Dielectric absorption and leakage is minimized by using a polystyrene or polypropylene hold capacitor. The droop rate is primarily determined by the value of C_H and diode leakage current. Select low-leakage current diodes to minimize drooping.

Instrumentation Amplifier




30159521

If R1 = R5, R3 = R6, and R4 = R7; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

A_v ≈ 100 for circuit shown (R₂ = 9.3k).

Rail-to-Rail Single Supply Low Pass Filter




30159522

$$R1 = R2, C1 = C2; f = \frac{1}{2\pi R1 C1}; \text{Damping Factor} = \frac{1}{2} \sqrt{\frac{C2}{C1}} \sqrt{\frac{R2}{R1}}$$

This low-pass filter circuit can be used as an anti-aliasing filter with the same supply as the A/D converter. Filter designs can

Pressure Sensor






30159524

R_f = R_x
R_f >> R1, R2, R3, and R4

$$V_O = \left(\frac{R2}{R1 + R2} - \frac{R3}{R4 + R3} \right) \frac{R_f (R3 + R4)}{R3 R4} V_{REF}$$

In a manifold absolute pressure sensor application, a strain gauge is mounted on the intake manifold in the engine unit. Manifold pressure causes the sensing resistors, R1, R2, R3 and R4 to change. The resistors change in a way such that R2 and R4 increase by the same amount R1 and R3 decrease. This causes a differential voltage between the input of the amplifier. The gain of the amplifier is adjusted by R_f.

Physical Dimensions inches (millimeters) unless otherwise noted



**8-Pin Small Outline Package
NS Package Number M08A**

Notes

SM73306

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com