

## Flexible Ultra-Low Jitter Clock Synthesizer

### Features

- Generates Up to 8 Differential or Single-Ended Outputs
- <65 fs Phase Jitter @ 156.25 MHz (1.875 MHz to 20 MHz)
- <115 fs Phase Jitter @ 156.25 MHz (12 kHz to 20 MHz)
- On-Chip Power Supply Regulation for Excellent Power Supply Noise Immunity
- Two High-Performance PLL Synthesizers to Generate Multiple Frequencies
- Independently Programmable Output Logic and Frequency:
  - Output Logic: LVPECL, LVDS, HCSL, LVCMOS
- Fundamental Mode Crystal: 31.25 MHz to 156.250 MHz
- No External Crystal Oscillator Capacitors Required
- 2.5V or 3.3V Operating Power Supply
- Separate Output Power Supplies:
  - Each Bank can be at Different Power Supply Voltage Levels (4 Banks of 2 Outputs Each)
- Industrial Temperature Range, -40°C to +85°C
- Green, RoHS-, and PFOS-Compliant 48-Pin 7 mm x 7 mm QFN Package

### Applications

- 1/10/40/100 Gigabit Ethernet (GbE)
- SONET/SDH
- PCI-Express
- CPRI/OBSAI – Wireless Base Station
- Fibre Channel
- SAS/SATA
- DIMM (DDR2/DDR3/AMB)
- HDMI


### General Description

The SM813xxx is a dual-PLL clock generator that achieves ultra-low phase jitter (<65 fs<sub>RMS</sub>). With 8 total outputs and dividers on each output, this device can generate 8 different frequencies up to 850 MHz, from a low-cost quartz crystal.

Each of 8 outputs can be independently programmed to LVPECL, LVDS, HCSL, or LVCMOS logic. For LVCMOS, only the true side of the channel is used.


The SM813xxx is packaged in a 48-pin QFN with up to 8 outputs.

### Package Type



# SM813XXX

## Functional Block Diagram



## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Supply Voltage ( $V_{DD}$ , $V_{DDA}$ , $V_{DDI}$ , $V_{DDO}$ ).....	+4.6V
Input Voltage ( $V_{IN}$ ) .....	-0.50V to +4.6V
ESD Rating (MM) <sup>(1)</sup> .....	200V
ESD Rating (HBM) <sup>(1)</sup> .....	2 kV

### Operating Ratings ‡

Supply Voltage ( $V_{DD}$ , $V_{DDO}$ ) .....	+2.375V to +3.465V
---	--------------------

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

‡ **Notice:** The device is not guaranteed to function outside its operating ratings.

**Note 1:** Devices are ESD sensitive. Handling precautions are recommended. Human body model, 1.5 k $\Omega$  in series with 100 pF.

**TABLE 1-1: ELECTRICAL CHARACTERISTICS**

Electrical Characteristics: Typical values are $T_A = +25^\circ\text{C}$ , min./max. across $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ , unless otherwise noted.						
Symbol	Parameters	Min.	Typ.	Max.	Units	Condition
$V_{DD}$ , $V_{DDO}$	Supply Voltage	2.375	2.5	2.625	V	2.5V Operation
		3.135	3.3	3.465		3.3V Operation
$V_{DDI1}$ , $V_{DDI2}$	Analog Supply Voltage	2.375	—	3.465	V	—
$V_{DDA}$	PLL Core Voltage	2.375	—	3.465	V	—
$I_{DDA}$	PLL Core Current Consumption ( <a href="#">Note 1</a> )	—	—	60	mA	Per Active PLL
$I_{DDI}$	Analog Current Consumption ( <a href="#">Note 1</a> )	—	—	10	mA	—
$I_{DDO}$	Output Stage Current Consumption ( <a href="#">Note 1</a> )	—	—	70	mA	Per Output Bank, Unloaded.
$I_{DD}$	Miscellaneous Logic	—	—	8	mA	—

**Note 1:** Supply current may change depending on the device’s configuration.

# SM813XXX

**TABLE 1-2: LVPECL DC ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics:**  $V_{DDCore} = V_{DD} = V_{DD0} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted.  $R_L = 50\Omega$  to  $V_{DD0} - 2V$ .

Symbol	Parameters	Min.	Typ.	Max.	Units	Conditions
$V_{OH}$	Output High Voltage	$V_{DD0} - 1.35$	$V_{DD0} - 1.01$	$V_{DD0} - 0.8$	V	—
$V_{OL}$	Output Low Voltage	$V_{DD0} - 2$	$V_{DD0} - 1.78$	$V_{DD0} - 1.6$	V	—
$V_{SWING}$	Peak-to-Peak Output Voltage	0.65	0.77	0.95	V	Figure 4-3

**TABLE 1-3: LVDS DC ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics:**  $V_{DDCore} = V_{DD} = V_{DD0} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted.  $R_L = 100\Omega$  between Q and /Q.

Symbol	Parameters	Min.	Typ.	Max.	Units	Conditions
$V_{OD}$	Differential Output Voltage	245	350	530	mV	Figure 4-3
$V_{CM}$	Common Mode Voltage	1.125	1.2	1.375	V	—
$V_{OH}$	Output High Voltage	1.248	1.375	1.602	V	—
$V_{OL}$	Output Low Voltage	0.898	1.025	1.252	V	—

**TABLE 1-4: HCSSL DC ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics:**  $V_{DDCore} = V_{DD} = V_{DD0} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted.  $R_L = 50\Omega$  to  $V_{SS}$ .

Symbol	Parameters	Min.	Typ.	Max.	Units	Conditions
$V_{OH}$	Output High Voltage	660	700	850	mV	—
$V_{OL}$	Output Low Voltage	-150	0	27	mV	—
$V_{CROSS}$	Crossing Point Voltage	—	350	—	V	—

**TABLE 1-5: LVCMOS DC ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics:**  $V_{DDCore} = V_{DD} = V_{DD0} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted.  $R_L = 50\Omega$  to  $V_{DD0}/2$ .

Symbol	Parameters	Min.	Typ.	Max.	Units	Conditions
$V_{OH}$	Output High Voltage	$V_{DD} - 0.8$	—	—	V	Highest Drive (default)
$V_{OL}$	Output Low Voltage	—	—	0.5	V	—
$V_{IH}$	Input High Voltage	$V_{DD} - 0.7$	—	$V_{DD} + 0.3$	V	—
$V_{IL}$	Input Low Voltage	$V_{SS} - 0.3$	—	$0.3 \times V_{DD}$	V	—
$I_{IH}$	Input High Current	—	—	5	$\mu A$	$V_{DD} = V_{IN} = 3.465V$
$I_{IL}$	Input Low Current	-150	—	—	$\mu A$	$V_{DD} = 3.465V, V_{IN} = 0V$

**TABLE 1-6: CRYSTAL CHARACTERISTICS**

Parameters	Min.	Typ.	Max.	Units	Conditions
Mode of Oscillation	Fundamental, Parallel Resonant				—
Frequency	31.25	—	156.25	MHz	—

**TABLE 1-6: CRYSTAL CHARACTERISTICS (CONTINUED)**

Parameters	Min.	Typ.	Max.	Units	Conditions
Equivalent Series Resistance (ESR)	—	—	80	Ω	Saunders 250B, 25Ω Pi Network
Load Capacitance (C <sub>L</sub> )	—	8	—	pF	Device Equivalent Load
Shunt Capacitor, C0	—	1	2	pF	—
Correlation Drive Level	—	10	100	μW	—

**TABLE 1-7: AC ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics:** V<sub>DD</sub> = V<sub>DDO1/2</sub> = 3.3V ±5% or 2.5V ±5%; V<sub>DD</sub> = 3.3V ±5%, V<sub>DDO1/2</sub> = 3.3V ±5% or 2.5V ±5%; T<sub>A</sub> = -40°C to +85°C.

Symbol	Parameters	Min.	Typ.	Max.	Units	Conditions
F <sub>IN</sub>	Input Frequency	31.25	50	156.25	MHz	XO
F <sub>OUT</sub>	Output Frequency	12	—	850	MHz	LVPECL, LVDS, HCSL
		12	—	250		LVC MOS
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (Note 1)	85	135	350	ps	LVPECL Output
		85	140	300		LVDS Output
		175	300	450		HCSL Output
		100	200	400		LVC MOS Output
ODC	Output Duty Cycle	45	50	55	%	All Output Frequencies
		48	50	52		<350 MHz Output Frequencies
T <sub>SKEW</sub>	Output-to-Output Skew (Note 2, Note 3)	—	—	50	ps	Note 3, Same Output Bank
T <sub>LOCK</sub>	PLL Lock Time	—	5	20	ms	V <sub>DD</sub> = 90%
T <sub>jitter(∅)</sub>	RMS Phase Jitter (Note 4, Note 5)	—	112	150	fs	Integration Range 12 kHz - 20 MHz
		—	64	—		Integration Range 1.875 MHz - 20 MHz

**Note 1:** See Figure 4-6.

- 2:** Output-to-output skew is defined as skew between outputs at the same supply voltage and with equal load conditions. It is measured at the output differential crossing points.
- 3:** Output-to-output skew is only defined for outputs in the same PLL bank [A:B, C:D] with the same output logic type setting.
- 4:** All phase noise measurements were taken with an Agilent 5052B phase noise system.
- 5:** Measured using a 52.0833 MHz crystal as the input reference source.

There are sufficient feedback dividers to support below 20 MHz, down to about 12 MHz, but phase noise performance will be impacted. Please contact Microchip TCG Applications for more information.

# SM813XXX

## TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Temperature Ranges</b>						
Ambient Temperature	$T_A$	-40	—	+85	°C	Note 1
Storage Temperature Range	$T_S$	-65	—	+150	°C	—
Lead Temperature	—	—	—	+260	°C	Soldering, 20s
Case Temperature	—	—	—	+115	°C	—
<b>Package Thermal Resistances</b>						
Junction Thermal Resistance QFN, Still Air	$\theta_{JA}$	—	24	—	°C/W	—

**Note 1:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e.,  $T_A$ ,  $T_J$ ,  $\theta_{JA}$ ). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +85°C rating. Sustained junction temperatures above +85°C can impact the device reliability.

## 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

**TABLE 2-1: PIN FUNCTION TABLE**


Pin Number	Pin Name	Pin Type	Pin Level	Description
34, 35	QA1, /QA1	O (DIF, SE)	LVPECL LVDS HCSL LVCMOS (Q only)	Differential/Single-Ended Clock Output (LVCMOS)
31, 32	QA2, /QA2			
27, 28	QB1, /QB1			
22, 24	QB2, /QB2			
3, 5	QC1, /QC1			
6, 7	QC2, /QC2			
9, 11	QD1, /QD1			
15, 16	QD3, /QD3			
2, 36	V <sub>DD</sub>	PWR	—	Power Supply
30, 33	V <sub>DDOA</sub>	PWR	—	Power Supply for Outputs QA1–2
23	V <sub>DDOB</sub>	PWR	—	Power Supply for Outputs QB1–2
4	V <sub>DDOC</sub>	PWR	—	Power Supply for Outputs QC1–2
10, 14	V <sub>DDOD</sub>	PWR	—	Power Supply for Outputs QD1 and QD3
37	V <sub>DDAP1</sub>	PWR	—	Power Supply for PLL1
1	V <sub>DDAP2</sub>	PWR	—	Power Supply for PLL2
43	V <sub>DDI1</sub>	PWR	3.3V Only	Power Supply for Input Circuits
44	V <sub>DDI2</sub>	PWR	3.3V Only	Power Supply for Input Circuits
12, 26, 38 47, 48, ePAD	V <sub>SS</sub> (Exposed Pad)	PWR	—	Power Supply Ground. The exposed pad must be connected to the V <sub>SS</sub> ground plane.
29	OEA1/2	I, (SE)	LVCMOS	Output Enable, Outputs QA1/2 disable to tri-state, 0 = Disabled, 1 = Enabled, on-chip 75 kΩ pull-up
25	OEB1/2	I, (SE)	LVCMOS	Output Enable, Outputs QB1/2 disable to tri-state, 0 = Disabled, 1 = Enabled, on-chip 75 kΩ pull-up
8	OEC1/2	I, (SE)	LVCMOS	Output Enable, Outputs QC1/2 disable to tri-state, 0 = Disabled, 1 = Enabled, on-chip 75 kΩ pull-up
13	OED1/3	I, (SE)	LVCMOS	Output Enable, Outputs QD1/3 disable to tri-state, 0 = Disabled, 1 = Enabled, on-chip 75 kΩ pull-up
42	XIN	I, (SE)	8 pF Crystal	Crystal Reference Input, no load caps needed
41	XOUT	O, (SE)	8 pF Crystal	Crystal Reference Output, no load caps needed
18, 19, 20, 21	DNC	DNC	—	Leave open; for normal operation, do not connect to anything.
17	GND	I	—	This pin is not Power Supply ground, but must be tied to V <sub>SS</sub> for proper operation.

# SM813XXX

**TABLE 2-2: TRUTH TABLE**

OEA	OEB	OEC	OED	Output
0	1	1	1	2 QA outputs tri-state
1	0	1	1	2 QB outputs tri-state
1	1	0	1	2 QC outputs tri-state
1	1	1	0	2 QD outputs tri-state

## 2.1 Key Programmable Parameters



**FIGURE 2-1:** Frequency Settings for One PLL and One Output Bank.

The VCO in the PLL has a range of ~2875 MHz to 3510 MHz.

Counters M and P0 have a range of 4 to 259.

Counters P1, P2, and P3 have a range of 1 to 16.

### EQUATION 2-1:

$$F_{VCO} = REF \times M$$

### EQUATION 2-2:

$$QD1 = F_{VCO} \div (P0 \times P1)$$

### EQUATION 2-3:

$$QD3 = F_{VCO} \div (P0 \times P3)$$

### 2.1.1 OUTPUT LOGIC PROGRAMMING

Available output logic types are LVPECL, LVDS, HCSSL, and LVCMOS.


Each output can be programmed individually to one of the four logic types.

All logic types are differential, except LVCMOS. For LVCMOS, only the true channel of the output pair is enabled and the complementary channel is disabled. With LVCMOS there is also an output drive setting. There is one setting for all LVCMOS outputs, so all LVCMOS outputs will have the same drive strength.

Unused outputs are disabled to high impedance.




## 3.0 PHASE NOISE PERFORMANCE




**FIGURE 3-1:** 156.25 MHz, LVPECL Integration Range 1.875 MHz to 20 MHz: 64 fs<sub>RMS</sub>

# SM813XXX



**FIGURE 3-2:** 156.25 MHz, LVPECL Integration Range 12 kHz to 40 MHz: 112.4  $f_{s_{RMS}}$ .



**FIGURE 3-3:** 156.25 MHz, LVDS Integration Range 12 kHz to 20 MHz: 105 fs<sub>RMS</sub>.

# SM813XXX

## 4.0 APPLICATION INFORMATION

### 4.1 Crystal Layout

Keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal. Crystal load capacitance is built inside the die, so no external capacitance is needed. See the [ANTC207](#) application note for further details.

If you need help selecting a suitable crystal for your application, contact Microchip's TCG applications group at: [tcghelp@microchip.com](mailto:tcghelp@microchip.com).

### 4.2 Output Traces


Design the traces for the output signals according to the output logic requirements. If LVCMOS is unterminated, add a 30Ω resistor in series with the output, as close as possible to the output pin, and start a 50Ω trace on the other side of the resistor.

For differential traces, use either a differential design or two separate 50Ω traces. For EMI reasons, it is better to use a balanced differential design.


LVDS can be AC-coupled or DC-coupled to its termination.

### 4.3 Power Supply Filtering Recommendations


- Use the power supply filtering shown in [Figure 4-1](#) for V<sub>DDAP1</sub>, V<sub>DDAP2</sub>, V<sub>DDI1</sub> and V<sub>DDI2</sub>.
- Connect the V<sub>DD0</sub> and V<sub>DD</sub> pins directly to the V<sub>DD</sub> power plane.
- Connect all V<sub>SS</sub> pins directly to the ground power plane.
- Recommended ferrite bead properties are 80Ω to 240Ω impedance and >250 mA saturation current.
- To improve power supply filtering beyond what a ferrite bead can provide, Microchip's Ripple Blocker™ provides a solution. MIC94300 or MIC94310 are recommended parts. The filter circuit with Ripple Blocker is shown in [Figure 4-2](#) and can be used for any of the above V<sub>DD</sub> sections in [Figure 4-1](#).




**FIGURE 4-1:** Recommended Power Supply Filtering.




**FIGURE 4-2:** Power Supply Filtering with Ripple Blocker.




**FIGURE 4-3:** Duty Cycle Timing.




**FIGURE 4-4:** All Outputs Rise/Fall Time.




**FIGURE 4-5:** RMS Phase Noise/Jitter.




**FIGURE 4-6:** LVPECL Output Load and Test Circuit.




**FIGURE 4-9:** LVCMOS Output Load and Test Circuit.



**FIGURE 4-7:** HCSSL Output Load and Test Circuit.



**FIGURE 4-10:** SM813xxx Crystal Input Interface.



**FIGURE 4-8:** LVDS Output Load and Test Circuit.

# SM813XXX

## 5.0 PACKAGING INFORMATION


### 48-Lead QFN 7 mm x 7 mm Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

**TITLE**


48 LEAD QFN 7x7mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN

DRAWING #	UNIT
QFN77-48LD-PL-1	MM




**Top View**

NOTE: 1, 2, 3



**Bottom View**

NOTE: 1, 2, 3



**Side View**

NOTE: 1, 2, 3

**NOTE:**


1. MAX PACKAGE WARPAGE IS 0.05mm.
2. MAX ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS.
3. PIN #1 IS ON TOP WILL BE LASER MARKED.
4. RED CIRCLE IN LAND PATTERN INDICATES THERMAL VIA. SIZE SHOULD BE 0.30-0.35mm IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE. PITCH IS 1.00mm.
5. GREEN RECTANGLES (SHADED AREA) REPRESENT SOLDER STENCIL OPENING ON EXPOSED PAD AREA. RECOMMENDED SIZE IS 1.00x1.00mm, SPACING IS 0.25mm.

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>


## POD-Land Pattern drawing #: QFN77-48LD-PL-1-C

### RECOMMENDED LAND PATTERN

NOTE: 4, 5



STACKED-UP



EXPOSED METAL TRACE

SOLDER STENCIL OPENING

# SM813XXX

---

NOTES:



## APPENDIX A: REVISION HISTORY

### Revision A (March 2016)

- Initial release of data sheet.

### Revision B (April 2016)

- Added maximum jitter value to [Table 1-7](#).

# SM813XXX

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.		xxx	X	X	X	-	XX
Device	Part #	Power Supply	Package	Temperature	Shipping		
<b>Device:</b>	SM813:	Flexible Ultra-Low Jitter Clock Synthesizer					
<b>Part #:</b>	xxx =	Factory-Assigned from User Design					
<b>Power Supply:</b>	U =	2.5V/3.3V					
<b>Package:</b>	M =	48-Pin 7 mm x 7 mm QFN					
<b>Temperature:</b>	G =	-40°C to +85°C					
<b>Shipping:</b>	Blank =	Tray					
	TR =	Tape & Reel					
<b>Package Options</b>							
<b>Package Option:</b>	#5, ( <a href="#">Note 1</a> )						
<b>QFN Package:</b>	48-Pin, 7 mm x 7 mm						
<b>Number of Outputs:</b>	8						
<b>OE Control:</b>	Yes						
 <b>Note 1:</b> Use the ClockWorks Configurator web tool via the <a href="#">SM813xxx product page</a> to determine the desired configuration. The desired configuration also determines the part number (xxx variable) that the factory assigns to the design.							

**Examples:**

a) SM813xxxUMG: Flexible Ultra-Low Jitter Clock Synthesizer, Factory-Assigned Part Number, 2.5V/3.3V Power Supply, 48-Pin QFN, -40°C to +85°C Temp. Range, Tray Shipping

b) SM813xxxUMG-TR: Flexible Ultra-Low Jitter Clock Synthesizer, Factory-Assigned Part Number, 2.5V/3.3V Power Supply, 48-Pin QFN, -40°C to +85°C Temp. Range, Tape & Reel Shipping

NOTES:

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoc® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
= ISO/TS 16949 =**

### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Klear, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQL, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0448-4



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110

**Canada - Toronto**  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon

**Hong Kong**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Hangzhou**  
Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820

07/14/15