

## **OVERVIEW**

The SM8761 series are compact clock generator ICs that have a spread spectrum (SS) function to reduce undesirable EMI radiation. They have a built-in crystal oscillator circuit, PLL, and loop filter. They accept an input clock signal, generated using an external crystal or direct external clock input, and output an SS-modulated clock signal. In addition, versions are available for center spread and down spread modulation mode, and all have a mode control pin to select the SS modulation function.

### **FEATURES**


- Spread spectrum clock output to reduce EMI
- Operating supply voltage: 3.3 ± 0.3V
  Multiplication: 1-time multiplication
- Correspond to wide range of output frequencyLow jitter
- Package: 8-pin SOP

5		ε	1
		SM8761AA	SM8761AB
Spectrum modulation mode		Down spread	Center spread
Spectrum modula	ation rate <sup>*1</sup>	- 1.0% to - 3.8%	$\pm$ 0.75% to $\pm$ 2.25%
Input fraguanay	Crystal element connection	20MHz to 40MHz	12MHz to 32MHz
Input frequency	External input clock	20MHz to 108MHz	12MHz to 32MHz
Output frequency		20MHz to 108MHz	12MHz to 32MHz
Multiplication		1-time multiplication	1-time multiplication
Jitter (Cycle-to-Cycle)		200ps (typ) @33MHz	200no (tur) @16MU.
	ycie)	120ps (typ) @75MHz	200ps (typ) @16MHz

\*1. The modulation rate that can be selected varies with the input frequency.

# PINOUT

(Top view)




## **APPLICATIONS**

- Printer (laser/inkjet)
- Photocopiers, scanners
- LCD/PDP displays
- Projectors
- Miscellaneous electronic equipment

# PACKAGE DIMENSIONS

(Unit: mm)




# **ORDERING INFORMATION**

Device	Package
SM8761AAS	8-pin SOP
SM8761ABS	o-pin SOF

\_\_\_\_\_

# **BLOCK DIAGRAM**



## **PIN DESCRIPTION**

Number	Name	I/O <sup>*1</sup>	Function	
1	ХТ	I	Crystal oscillator element connection or external clock input	
2	VDD	PWR	Supply voltage	
3	VSS	GND	Ground	
4	CLKOUT	0	SS clock output	
5	TSTN	lp	Test (Tie HIGH or leave open circuit)	
6	MSEL0	I	SS modulation rate setting	
7	MSEL1	I	SS modulation rate setting	
8	XTN	0	Crystal oscillator element connection	

\*1. Built-in pull-up resistor

## **SPECIFICATIONS**

# **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage range	V <sub>DD</sub>	-0.3 to +6.5	V
Input voltage range	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage range	V <sub>OUT</sub>	0.3 to V <sub>DD</sub> + 0.3	V
Power dissipation	PD	300	mW
Storage temperature range	T <sub>STG</sub>	-55 to +125	°C

## **Recommended Operating Conditions**

### SM8761AA

 $V_{SS} = 0V$  unless otherwise noted.

Parameter	Symbol	Condition		Unit		
Falameter	Symbol			typ	max	Unit
Supply voltage range	V <sub>DD</sub>		+3.0	-	+3.6	V
Output load capacitance	CL	CLKOUT output pin	-	-	15	pF
Master clock frequency	f <sub>IN</sub>	Crystal oscillator element connection	20	-	40	MHz
		External clock input	20	-	108	
Operating temperature range	T <sub>OPR</sub>		-20	-	+80	٥°

### SM8761AB

 $V_{SS} = 0V$  unless otherwise noted.

Parameter	Symbol	Condition		Rating		Unit
Falanielei	Symbol	Condition	min	typ	max	Unit
Supply voltage range	V <sub>DD</sub>		+3.0	-	+3.6	V
Output load capacitance	CL	CLKOUT output pin	-	-	15	pF
Master clock frequency	f <sub>IN</sub>	Crystal oscillator element connection	12	-	32	MHz
		External clock input	12	-	32	
Operating temperature range	T <sub>OPR</sub>		-20	-	+80	°C

# **ELECTRICAL CHARACTERISTICS**

## **DC Characteristics**

### SM8761AA

 $V_{DD}$  = 3.3 ± 0.3V,  $V_{SS}$  = 0V, Ta = -20 to +80°C unless otherwise noted.

	Parameter	Symbol	Pins	Condition		Rating		Unit	
	Farameter	Symbol	FIIIS	Condition	min	typ	max	Unit	
w.DataSheet4U.c	om Current	1	VDD	$V_{DD}$ = 3.3V, Ta = 25°C, external input clock, fin = 33MHz, all outputs unloaded	-	11	16	<b>~</b> ^	
	consumption	I <sub>DD</sub>	VUU	$V_{DD}$ = 3.3V, Ta = 25°C, external input clock, fin = 75MHz, all outputs unloaded	-	16	24	mA	
		V <sub>IH1</sub>			0.85V <sub>DD</sub>	-	-		
		V <sub>IM1</sub>	MSEL0, MSEL1	V <sub>DD</sub> = 3.3V	0.45V <sub>DD</sub>	0.50V <sub>DD</sub>	0.55V <sub>DD</sub>		
		$V_{\text{IL1}}$				-	0.15V <sub>DD</sub>		
	Input voltage	V <sub>IH2</sub>	TSTN	V <sub>DD</sub> = 3.3V	0.85V <sub>DD</sub>	-	-	V	
		V <sub>IL2</sub>		·····	-	-	0.15V <sub>DD</sub>		
		V <sub>IH3</sub>	VT	XT V <sub>DD</sub> = 3.3V	0.80V <sub>DD</sub>	-	-		
		V <sub>IL3</sub>		VDD - 0.0V	-	-	0.20V <sub>DD</sub>		
		I <sub>IH1</sub>	MSEL0, MSEL1	$V_{IN} = V_{DD}$	-	-	1		
		I <sub>IL1</sub>		V <sub>IN</sub> = 0V	-1	-	-		
	Input current	I <sub>IH2</sub>	TSTN	$V_{IN} = V_{DD}$ , built-in pull-up resistor	-	-	1	μA	
	input ouriont	I <sub>IL2</sub>		V <sub>IN</sub> = 0V, built-in pull-up resistor	-100	-	-	μπ	
		I <sub>IH3</sub>	ХТ	$V_{IN} = V_{DD}$	-	-	40		
		I <sub>IL3</sub>		V <sub>IN</sub> = 0V	-40	-	-		
	Output voltage	V <sub>OH</sub>	CLKOUT	I <sub>OH</sub> = -2mA	V <sub>DD</sub> - 0.4	-	-	v	
	Calpar Vollago	V <sub>OL</sub>		I <sub>OL</sub> = 2mA	-	-	0.4	v	

### SM8761AB

 $V_{DD}$  = 3.3 ± 0.3V,  $V_{SS}$  = 0V, Ta = -20 to +80°C unless otherwise noted.

	Parameter	Cumhal	Pins	Condition		Rating		Unit
	Parameter	Symbol	PINS	Condition	min	typ	max	Unit
	Current	ent	$V_{DD}$ = 3.3V, Ta = 25°C, external input clock, fin = 12MHz, all outputs unloaded	-	5	8	~ 1	
)ataSheet4U.(	consumption	I <sub>DD</sub>	VDD	$V_{DD}$ = 3.3V, Ta = 25°C, external input clock, fin = 24MHz, all outputs unloaded	-	6	10	mA
		V <sub>IH1</sub>			0.85V <sub>DD</sub>	-	-	
	Input voltage	V <sub>IM1</sub>	MSEL0, MSEL1	V <sub>DD</sub> = 3.3V	0.45V <sub>DD</sub>	0.50V <sub>DD</sub>	0.55V <sub>DD</sub>	
		V <sub>IL1</sub>			-	-	0.15V <sub>DD</sub>	V
		V <sub>IH2</sub>	- TSTN	V <sub>DD</sub> = 3.3V	0.85V <sub>DD</sub>	-	-	
		V <sub>IL2</sub>			-	-	0.15V <sub>DD</sub>	
		V <sub>IH3</sub>		хт	V <sub>DD</sub> = 3.3V	0.80V <sub>DD</sub>	-	-
		V <sub>IL3</sub>		VDD - 0.0V	-	-	0.20V <sub>DD</sub>	
		I <sub>IH1</sub>	MSEL0, MSEL1	$V_{IN} = V_{DD}$	-	-	1	
		I <sub>IL1</sub>	WOLLO, WOLLT	V <sub>IN</sub> = 0V	-1	-	-	
	Input current	I <sub>IH2</sub>	TSTN	$V_{IN} = V_{DD}$ , built-in pull-up resistor	-	-	1	μA
	input current	$I_{\rm IL2}$	IOIN	V <sub>IN</sub> = 0V, built-in pull-up resistor	-100	-	-	μΛ
		I <sub>IH3</sub>	ХТ	$V_{IN} = V_{DD}$	-	-	40	
		I <sub>IL3</sub>		V <sub>IN</sub> = 0V	-40	-	-	
	Output voltage	V <sub>OH</sub>	CLKOUT	I <sub>OH</sub> = -2mA	V <sub>DD</sub> - 0.4	-	-	V
	Output voltage	V <sub>OL</sub>	ULNUUT	I <sub>OL</sub> = 2mA	-	-	0.4	v

### **AC Characteristics**

#### SM8761AA

 $V_{DD} = 3.3 \pm 0.3$ V,  $V_{SS} = 0$ V, Ta = -20 to +80°C unless otherwise noted.

	Parameter	Cymhol	Pins	Condition	Condition		Rating		Unit
	Farameter	Symbol	FILIS	Condition		min	typ	max	Unit
	Clock froquenou	f	ХТ	Crystal connection		20	-	40	MHz
	Clock frequency	f <sub>in</sub>	A1	External clock input*1		20	-	108	
	Output clock rise time*2	t <sub>r</sub>	CLKOUT	$C_L = 15 pF, V_{OL} = 0.2 V_{DD}$ 0.8 $V_{DD}$ transition time	$C_L = 15 pF$ , $V_{OL} = 0.2 V_{DD}$ to $V_{OH} = 0.8 V_{DD}$ transition time		2.0	-	ns
J.c	Output clock fall time <sup>*2</sup>	t <sub>f</sub>	CLKOUT	$C_L = 15 pF, V_{OH} = 0.8 V_{DE}$ 0.2 $V_{DD}$ transition time	to V <sub>OL</sub> =	-	2.0	-	ns
	Output clock jitter*2	+	CLKOUT	Cycle-to-cycle jitter, Ta = 25°C, C <sub>L</sub> = 15pF,	fin = 33MHz	-	200	-	20
		t <sub>jitter</sub>	CLROOT	$V_0 = 0.5V_{DD}$	fin = 75MHz	-	120	-	ps
	Output clock duty cycle <sup>*2</sup>	Dt	CLKOUT	Ta = 25°C, C <sub>L</sub> = 15pF, V <sub>O</sub> = $0.5V_{DD}$		45	50	55	%
	Power-up time <sup>*2,*3</sup>	t <sub>p</sub>	CLKOUT			_	1	5	ms

\*1. When using an external clock input, it is recommended that the clock on XT have 50% duty and V<sub>DD</sub> level signal amplitude. Note that the input signal voltage must not exceed the absolute maximum rating, otherwise it may cause the device to breakdown.

\*2. Measured using the circuit in Figure 1 on the NPC standard evaluation board.

\*3. The power-up time is the time from when the supply reaches 3.0V after the supply is turned ON until each output clock reaches its designated frequency to within ± 0.1%.

#### SM8761AB

 $V_{DD} = 3.3 \pm 0.3 V$ ,  $V_{SS} = 0V$ , Ta = -20 to  $+80^{\circ}C$  unless otherwise noted.

Deveneter	Symbol	Pins	Conditio			Rating		l la it
Parameter	Symbol	PINS	Condition		min	typ	max	Unit
	4	ХТ	Crystal connection		12	-	32	MHz
Clock frequency	f <sub>in</sub>	A1	External clock input*1		12	-	32	I WHZ
Output clock rise time*2	t <sub>r</sub>	CLKOUT	$C_L = 15 pF, V_{OL} = 0.2 V_{DI}$ 0.8 V <sub>DD</sub> transition time	<sub>D</sub> to V <sub>OH</sub> =	-	2.0	-	ns
Output clock fall time <sup>*2</sup>	t <sub>f</sub>	CLKOUT	$C_L = 15 pF, V_{OH} = 0.8 V_D$ 0.2 $V_{DD}$ transition time	<sub>D</sub> to V <sub>OL</sub> =	-	2.0	-	ns
				fin = 12MHz	-	450	-	
Output clock jitter <sup>*2</sup>		CLKOUT	Cycle-to-cycle jitter,	fin = 16MHz	-	200	-	1
	tjitter	CLKUUT	Ta = $25^{\circ}$ C, C <sub>L</sub> = 15pF, V <sub>O</sub> = 0.5V <sub>DD</sub>	fin = 20MHz	-	300	-	ps
			0 55	fin = 27MHz	-	180	-	]
Output clock duty cycle*2	Dt	CLKOUT	Ta = 25°C, $C_L$ = 15pF, $V_O$ = 0.5 $V_{DD}$		45	50	55	%
Power-up time <sup>*2,*3</sup>	tp	CLKOUT			-	1	5	ms

\*1. When using an external clock input, it is recommended that the clock on XT have 50% duty and V<sub>DD</sub> level signal amplitude. Note that the input signal voltage must not exceed the absolute maximum rating, otherwise it may cause the device to breakdown.

\*2. Measured using the circuit in Figure 1 on the NPC standard evaluation board.

\*3. The power-up time is the time from when the supply reaches 3.0V after the supply is turned ON until each output clock reaches its designated frequency to within ± 0.1%.





Figure 1. Measurement circuit


### **FUNCTIONAL DESCRIPTION**

### **Master Clock**

The SM8761 series master clock can be generated by the crystal oscillator formed by connecting a crystal between XT (pin 1) and XTN (pin 8) as shown in Figure 2. Alternatively, an external master clock can be input directly on XT (pin 1) as shown in Figure 3. If an external clock is input on XT, it is recommended that the clock have 50% duty and  $V_{DD}$  level voltage amplitude. Note that the input clock amplitude voltage must not exceed the absolute maximum rating, otherwise it may cause the SM8761 series to breakdown.

ww.DataSheet4U.com








Figure 3. External clock input

### **Function Controls**

The SM8761 series power-down and SS modulation ON/OFF functions are controlled using the MSEL0 and MSEL1 input pins as shown in Table 1.

#### SM8761AA

	MSEL1 (Pin 7)	MSEL0 (Pin 6)	Input/Output frequency range [MHz]	SS mode	SS modulation <sup>*1</sup> [%]
	L	L			-2.3
	L	М			-3.2
DataSheet4U.c	om L	Н	20 to 54 (Low range)	Down spread	-2.8
	М	L			-1.9
	М	М			-3.8
	М	Н			-2.5
	н	L	50 to 108	Down oproad	-1.9
	Н	М	(High range)	Down spread	-1.0
	Н	Н			-1.2

\*1. The modulation rates in the table above are reference values at 30MHz to 40MHz (Low range) and 70MHz to 80MHz (High range). The modulation rate varies with the input/output frequency.

Note. Signal level "H" represents V<sub>DD</sub> level, "L" represents V<sub>SS</sub> level, and "M" represents 1/2V<sub>DD</sub>.

### SM8761AB

MSEL1 (Pin 7)	MSEL0 (Pin 6)	Input/Output frequency range [MHz]	SS mode	SS modulation <sup>*1</sup> [%]	
L	L			± 1.25	
L	М	12 to 18	Contar annod	± 0.75	
L	Н	(Low range)	Center spread	± 1.75	
М	L			± 2.25	
М	М		(reserved)*2		
М	Н			± 2.25	
Н	L	18 to 32	Contar annod	± 1.25	
н	М	(High range)	Center spread	± 0.75	
Н	Н			± 1.75	

\*1. The modulation rates in the table above are reference values at 12MHz (Low range) and 24MHz (High range). The modulation rate varies with the input/output frequency.

\*2. If MSEL1 (pin 7) and MSEL0 (pin 6) are both simultaneously "M" level, then SM8761AB operation cannot be guaranteed.


Note. Signal level "H" represents  $V_{DD}$  level, "L" represents  $V_{SS}$  level, and "M" represents  $1/2V_{DD}$ .

#### **Typical Connection Circuit**

A typical connection circuit diagram is shown in Figure 4.

- 1) The SM8761 series oscillator circuit between XT and XTN has a built-in feedback resistor (approximately  $250k\Omega$ ).
- 2) The oscillator circuit capacitances C101 and C102 connected to XTN and XT, to match the crystal load capacitor.
- 3) If using an external clock input on XT, then connections to XT and XTN should be as shown in figure 3.
- 4) R201 is impedance matching resistor for board pattern.
- 5) C201 and C202 are bypass capacitors inserted between the supply voltage lines.
- www.DataSheet4U.comC201 is a 0.1µF (approximately) multi-layer ceramic capacitor connected directly alongside the SM8761 series.

C202 is a 33µF (approximately) electrolytic capacitor.




Note. This is a sample connection diagram only, and its use is not a guarantee of SM8761 series device characteristics.

Figure 4. Typical connection circuit

#### **MSEL1 and MSEL0 Connection Method**


MSEL1 and MSEL0 both support a  $1/2V_{DD}$  "M" level for 3-value ("H", "M", "L") DC voltage input control. Typical connection circuits for each input level shown in figure 5. "H" level is input by connection to VDD, and "L" level by connection to VSS. "M" level is input by connection to the center tap of two identical resistances in series between VDD and VSS. The recommended resistance is  $4.7k\Omega$ .






### CLKOUT Output Spectrum Sample (SM8761AA)

A sample SM8761AA CLKOUT output spectrum is shown in Figure 6.



(a) NPC test mode: SS OFF, fin = 33.2MHz



(b) MSEL1 = "L"/ MSEL0 = "H": down spread -2.8%, fin = 33.2MHz

Figure 6. Output spectrum sample

Note. The output spectrum sample in figure (a) is for NPC test mode with the SS function OFF.

Note. These spectrum diagrams were obtained using the NPC evaluation board. These spectrum diagrams are not guaranteed SM8761 series device characteristics.

ww.DataSheet4U.com

SM8761 series

www.DataSheet4U.com

Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from NIPPON PRECISION CIRCUITS INC. (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



#### NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome, Koto-ku, Tokyo 135-8430, Japan Telephone: +81-3-3642-6661 Facsimile: +81-3-3642-6698 http://www.npc.co.jp/ Email: sales@npc.co.jp

NC0408AE 2004.12