

Single P-Channel MOSFET

■ DESCRIPTION

SMC3535K is the P-Channel logic enhancement mode power field effect transistor is produced using high cell density, advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation gate as 2.5V.

This device is suitable for use as a load switch or other general applications.

■ PART NUMBER INFORMATION

SMC 3535 K - TR G

a : Company name.

b : Product Serial number.

c : Package code K:SOT-89

d : Handling code TR:Tape&Reel

e : Green produce code G:*RoHS Compliant*

■ FEATURES

$V_{DS}=-30V, I_D=-6.6A$

$R_{DS(ON)}=45m\Omega(\text{Typ.}) @ V_{GS}=-10V$

$R_{DS(ON)}=52m\Omega(\text{Typ.}) @ V_{GS}=-4.5V$

$R_{DS(ON)}=68m\Omega(\text{Typ.}) @ V_{GS}=-2.5V$

◆Fast switch

◆Low gate charge


◆High power and current handling capability

■ APPLICATIONS

◆Portable Equipment

◆Power Management

◆Load Switch



■ ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ Unless otherwise noted)

Symbol	Parameter	Rating	Units	
V_{DSS}	Drain-Source Voltage	-30	V	
V_{GSS}	Gate-Source Voltage	± 12	V	
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	-6.6	A
		$T_A=70^\circ\text{C}$	-5.3	A
I_{DM}	Pulsed Drain Current ^B	-26.4	A	
P_D	Power Dissipation ^A	$T_A=25^\circ\text{C}$	3.6	W
		$T_A=70^\circ\text{C}$	2.3	W
T_J	Operation Junction Temperature	-55/150	$^\circ\text{C}$	
T_{STG}	Storage Temperature Range	-55/150	$^\circ\text{C}$	

■ THERMAL RESISTANCE

Symbol	Parameter	Typ	Max	Units
$R_{\theta JA}$	Thermal Resistance Junction to Ambient ^A	$t \leq 10\text{s}$	35	$^\circ\text{C/W}$
	Thermal Resistance Junction to Ambient ^{AC}	Steady-State	70	

ELECTRICAL CHARACTERISTICS($T_A=25^\circ\text{C}$ Unless otherwise noted)







Symbol	Parameter	Condition	Min	Typ	Max	Unit	
Static Parameters							
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-30			V	
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-0.5	-0.7	-1	V	
I_{GSS}	Gate Leakage Current	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=\pm 12\text{V}$			± 100	nA	
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=-30\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{T}_J=25^\circ\text{C}$			-1	μA	
		$\text{V}_{\text{DS}}=-24\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{T}_J=75^\circ\text{C}$			-10		
$\text{R}_{\text{DS(ON)}}$	Drain-source On-Resistance ^D	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-6.6\text{A}$		45	54	mΩ	
		$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-4\text{A}$		52	62		
		$\text{V}_{\text{GS}}=-2.5\text{V}, \text{I}_D=-3\text{A}$		68	85		
G_f	Forward Transconductance	$\text{V}_{\text{DS}}=-10\text{V}, \text{I}_D=-5\text{A}$		6		S	
Diode Characteristics							
V_{SD}	Diode Forward Voltage ^D	$\text{I}_S=-1\text{A}, \text{V}_{\text{GS}}=0\text{V}$			-1	V	
I_S	Diode Continuous Forward Current				-3.3	A	
Dynamic and Switching Parameters^E							
Q_g	Total Gate Charge	$\text{V}_{\text{DS}}=-15\text{V}, \text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-5\text{A}$		17.4	24.4	nC	
Q_g	Total Gate Charge (4.5V)			8.5	11.5		
Q_{gs}	Gate-Source Charge			2.1	2.8		
Q_{gd}	Gate-Drain Charge			1.5	2.1		
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=-15\text{V}, \text{V}_{\text{GS}}=0\text{V}, f=1\text{MHz}$		805		pF	
C_{oss}	Output Capacitance			78			
C_{rss}	Reverse Transfer Capacitance			48			
$t_{\text{d(on)}}$	Turn-On Time	$\text{V}_{\text{DD}}=-15\text{V}, \text{V}_{\text{GEN}}=-10\text{V}, \text{R}_G=6\Omega, \text{I}_D=-1\text{A}$		5.6	11	nS	
t_r				21	40		
$t_{\text{d(off)}}$	Turn-Off Time			43.9	83		
t_f				10.8	21		

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.






- A. Surface mounted on FR4 board using 1 in² pad size.
- B. Pulsed width limited by maximum junction temperature, $\text{T}_J(\text{MAX})=150^\circ\text{C}$ (initial temperature $\text{T}_J=25^\circ\text{C}$).
- C. Using $\leq 10\text{s}$ junction-to-ambient thermal resistance is base on $\text{T}_J(\text{MAX})=150^\circ\text{C}$.
- D. Pulse test width $\leq 300\mu\text{s}$ and duty cycle $\leq 2\%$.
- E. Guaranteed by design, not subject to production testing.

The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS



Gate Charge Waveform



Switching Time Waveform

SOT-89 PACKAGE DIMENSIONS


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.440	1.540	0.567	0.606
b	0.350	0.450	0.138	0.177
b1	0.450	0.550	0.177	0.217
c	0.350	0.450	0.138	0.177
D	4.450	4.550	1.752	0.791
D1	1.650	1.750	0.650	0.689
E	2.450	2.550	0.965	1.004
E1	3.950	4.250	1.555	1.673
e	1.450	1.550	0.571	0.610
e1	2.900	3.100	1.142	1.220
L	0.900	1.200	0.354	0.472
θ	2°	10°	2°	10°