

30V N-Channel Enhancement Mode MOSFET

DESCRIPTION

The SMC4428 is the N-Channel logic enhancement mode power field effect transistor is produced using high cell density, advanced trench technology to provide excellent $R_{DS(ON)}$.

This device is suitable for use as a load switch or in PWM and gate charge for most of the synchronous buck converter applications.

100% EAS guaranteed with full function reliability approval.

SMC4428M-TRG ROHS Compliant This is Halogen Free

FEATURE

- ◆ 30V/20A, $R_{DS(ON)} = 5.5m\Omega (typ.) @ V_{GS} = 10V$
- ◆ 30V/16A, $R_{DS(ON)} = 7m\Omega (typ.) @ V_{GS} = 4.5V$
- ◆ Super high density cell design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability


APPLICATIONS

- ◆ Power Management in Note book
- ◆ Portable Equipment
- ◆ High Frequency Point-Load Synchronous Buck Converter for MB/NB/VGA
- ◆ Load Switch




N-Channel Enhancement Mode MOSFET

PIN CONFIGURATION



SOP-8
Top View



PART NUMBER INFORMATION

<p>SMC 4428 M - TR G</p> <p>a b c d e</p>	<p>a : Company name.</p> <p>b : Product Serial number.</p> <p>c : Package code</p> <p>d : Handling code</p> <p>e : Green produce code</p>
--------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------

ORDERING INFORMATION

Part Number	Package Code	Handling Code	Shipping
SMC4428M-TRG	M : SOP-8	TR : Tape&Reel	2.5K/Reel

※ Year Code : 00 ~ 90, 2010 : 00
 ※ Week Code : 01 ~ 54
 ※ SOP-8 : Only available in tape and reel packaging.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C Unless otherwise noted)

Symbol	Parameter	Typical	Unit
V _{DSS}	Drain-Source Voltage	30	V
V _{GSS}	Gate-Source Voltage	±20	V
I _D	Continuous Drain Current, V _{GS} =10V ^A	T _A =25°C	20
		T _A =70°C	15
I _{DM}	Pulsed Drain Current ^B	50	A
E _{AS}	Single Pulse Avalanche energy L=0.1mH ^C	230	mJ
P _D	Power Dissipation	T _A =25°C	2.0
		T _A =70°C	1.3
T _J	Operation Junction Temperature	-55/150	°C
T _{STG}	Storage Temperature Range	-55/150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
 Absolute maximum ratings are stress ratings only and functional device operation is not implied.

THERMAL DATA

Symbol	Parameter	Min	Typ	Max	Unit
R _{θJA}	Thermal Resistance-Junction to Ambient			62	°C/W
R _{θJC}	Thermal Resistance-Junction to Case			27	°C/W

ELECTRICAL CHARACTERISTICS (T_A = 25°C Unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Parameters						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.65	2.5	V
I _{GSS}	Gate Leakage Current	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 30V, V _{GS} = 0V			1	μA
		V _{DS} = 30V, V _{GS} = 0V T _J = 55°C			5	
R _{DS(ON)}	Drain-source On-Resistance ^B	V _{GS} = 10V, I _D = 20A V _{GS} = 4.5V, I _D = 16A		5.5 7	7 9	mΩ
G _{fs}	Forward Transconductance	V _{DS} = 5V, I _D = 20A		60		S
Source-Drain Diode						
V _{SD}	Diode Forward Voltage	I _S = 1.0A, V _{GS} = 0V		0.7	1.2	V
I _S	Continuous Source Current ^{AD}				20	A
Dynamic Parameters						
Q _g	Total Gate Charge	V _{DS} = 15V, V _{GS} = 4.5V I _D = 16A		24		nC
Q _{gs}	Gate-Source Charge			7.6		
Q _{gd}	Gate-Drain Charge			7.2		
C _{iss}	Input Capacitance	V _{DS} = 15V, V _{GS} = 0V f = 1MHz		2225		pF
C _{oss}	Output Capacitance			251		
C _{rss}	Reverse Transfer Capacitance			203		
t _{d(on)}	Turn-On Time	V _{DD} = 15V, V _{GS} = 10V, I _D = -10A, R _G = 3.3Ω		9.9		nS
t _r				8.9		
t _{d(off)}	Turn-Off Time			61		
t _f				16.1		

Note:


- The value of R_{θJA} is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C.
- The data tested by pulsed, pulse width ≤ 300μs, duty cycle ≤ 2%
- The EAS data shows Max. rating. The test condition is V_{DD} = 25V, V_{GS} = 10V, L = 0.1mH.
- The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date


We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet

TYPICAL CHARACTERISTICS


Output Characteristics




On Resistance VS Gate Source Voltage




Drain Source On Resistance




Drain Source On Resistance



Gate Charge




Gate Threshold Voltage




TYPICAL CHARACTERISTICS


Capacitance




Source Drain Diode Forward




Power Dissipation



Drain Current



Thermal Transient Impedance



SOP-8 PACKAGE DIMENSIONS

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.040	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 BSC		0.050 BSC	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

SOP-8 PACKAGE OUTLINE DIMENSIONS

