

Dual N-Channel MOSFET

DESCRIPTION

SMC4802 is the Dual N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance. This device is ideal for load switch applications.

PART NUMBER INFORMATION

SMC 4802 M - TR G
 a b c d e

a : Company name.
 b : Product Serial number.
 c : Package code M:SOP-8
 d : Handling code TR:Tape&Reel
 e : Green produce code G:RoHS Compliant

FEATURES

$V_{DS} = 30V$, $I_D = 12A$


$R_{DS(ON)} = 7m\Omega (Typ.) @ V_{GS} = 10V$

$R_{DS(ON)} = 8m\Omega (Typ.) @ V_{GS} = 4.5V$


- ◆ 100% EAS Guaranteed
- ◆ Improved dv/dt capability
- ◆ High power and current handling capability

APPLICATIONS

- ◆ Power Management
- ◆ DC/DC Power System
- ◆ Load Switch



SOP-8



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless otherwise noted)

Symbol	Parameter		Rating	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Continuous Drain Current	T _A =25°C	12	A
		T _A =70°C	9.5	A
I _{DM}	Pulsed Drain Current ^A		48	A
I _{AS}	Avalanche Current ^A		30	A
E _{AS}	Single Pulse Avalanche energy L=0.1mH ^{AE}		45	mJ
P _D	Power Dissipation ^B	T _A =25°C	1.9	W
		T _A =70°C	1.2	W
T _J	Operation Junction Temperature		-55/150	°C
T _{STG}	Storage Temperature Range		-55/150	°C

THERMAL RESISTANCE

Symbol	Parameter		Typ	Max	Units
R _{θJA}	Thermal Resistance Junction to Ambient ^B	t≤10s		65	°C/W
	Thermal Resistance Junction to Ambient ^{BC}	Steady-State		90	
R _{θJC}	Thermal Resistance Junction to Case			38	

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ Unless otherwise noted)


Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Parameters						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1	1.6	2.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V, T _J =25°C			1	μA
		V _{DS} =24V, V _{GS} =0V, T _J =75°C			10	
R _{DS(ON)}	Drain-source On-Resistance ^E	V _{GS} =10V, I _D =12A V _{GS} =4.5V, I _D =10A		7 8	8.5 11	mΩ
G _{fs}	Forward Transconductance	V _{DS} =10V, I _D =10A		8.8		S
Diode Characteristics						
V _{SD}	Diode Forward Voltage ^E	I _S =1A, V _{GS} =0V			1	V
I _S	Continuous Source Current				12	A
t _{rr}	Revese Recovery Time	I _S =10A, dI/dt=100A/μs		12		ns
Q _{rr}	Reverse Recovery Charge			3.5		nC
Dynamic and Switching Parameters						
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =10A		24.6	33.4	nC
Q _g	Total Gate Charge (4.5V)			12	15	
Q _{gs}	Gate-Source Charge			2.8	3.5	
Q _{gd}	Gate-Drain Charge			6	8.1	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		1280		pF
C _{oss}	Output Capacitance			196		
C _{rss}	Reverse Transfer Capacitance			162		
R _g	Gate Resistance	V _{GS} =0V, V _{DS} =0V, F=1MHz		2.2		
t _{d(on)}	Turn-On Time	V _{DD} =15V, V _{GEN} =10V R _G =3.3Ω, I _D =1A		6.4	12	nS
t _r				14	27	
t _{d(off)}	Turn-Off Time			32.4	62	
t _f				9.2	17	

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.


- Pulsed width limited by maximum junction temperature, $T_{J(MAX)}=150^\circ\text{C}$.
- The value of $R_{\theta JA}$ is measured with the device mounted on 1in2 FR-4 board in a still air environment with maximum junction temperature $T_{J(MAX)}=150^\circ\text{C}$ (initial temperature $T_A=25^\circ\text{C}$).
- $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance ($R_{\theta JC}$) is more useful in additional heat sinking is used.
- The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
- The E_{AS} data shows Max, tested and pulse width limited by $T_{J(MAX)}=150^\circ\text{C}$ (initial temperature $T_J=25^\circ\text{C}$).

The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.


TYPICAL CHARACTERISTICS




Output Characteristics




Drain-Source On Resistance




Gate Charge



Capacitance




Gate Threshold Voltage




Power Dissipation


TYPICAL CHARACTERISTICS




Gate Threshold Voltage




Drain Current vs T_J




Maximum Safe Operation Area



Thermal Transient Impedance




Gate Chrg Waveform



Switching Time Waveform

■ SOP-8 PACKAGE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.040.	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.130	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270BSC.		0.050BSC.	
L	0.400	1.270	0.016	0.005
θ	0°	8°	0°	8°