



### N-Channel Enhancement-Mode Transistor

175°C Maximum Junction Temperature

#### Product Summary

$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D^a$ (A)
60	0.10	15

DPAK (TO-252)



N-Channel MOSFET

#### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	$V_{DS}$	60	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$		
Continuous Drain Current <sup>b</sup>	$I_D$	$T_C = 25^\circ\text{C}$	15	A
		$T_C = 100^\circ\text{C}$	7.5	
Pulsed Drain Current (maximum current limited by package)	$I_{DM}$	16		
Maximum Power Dissipation	$P_D$	$T_C = 25^\circ\text{C}$	40	W
		$T_A = 25^\circ\text{C}$	2.0 <sup>b</sup>	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$	

6  
N-/P-Channel  
MOSFETs

#### Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Junction-to-Ambient Free Air <sup>b</sup>	$R_{thJA}$	60	$^\circ\text{C/W}$
Junction-to-Case	$R_{thJC}$	3.0	

Notes:

- a. Calculated Rating for  $T_C = 25^\circ\text{C}$ , for comparison purposes only. This cannot be used as continuous rating (see Absolute Maximum Ratings and Typical Characteristics).
- b. When mounted on 1" square PCB (FR-4 material).

### Specifications ( $T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	2.0		4.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 48\text{ V}, V_{GS} = 0\text{ V}$			1	$\mu\text{A}$
		$V_{DS} = 48\text{ V}, V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$			500	
On-State Drain Current <sup>b</sup>	$I_{D(on)}$	$V_{DS} = 5\text{ V}, V_{GS} = 10\text{ V}$	15			A
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 7.5\text{ A}$			0.10	$\Omega$
		$V_{GS} = 10\text{ V}, I_D = 7.5\text{ A}, T_J = 125^\circ\text{C}$			0.18	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 10\text{ V}, I_D = 7.5\text{ A}$	5.0			S
<b>Dynamic<sup>a</sup></b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		TBD		pF
Output Capacitance	$C_{oss}$			TBD		
Reverse Transfer Capacitance	$C_{rss}$			TBD		
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS} = 30\text{ V}, V_{GS} = 10\text{ V}, I_D = 15\text{ A}$		TBD	24	nC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$			TBD	4.0	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$			TBD	8.0	
Turn-On Delay Time <sup>c</sup>	$t_{d(on)}$	$V_{DD} = 30\text{ V}, R_L = 1.67\ \Omega$ $I_D \cong 15\text{ A}, V_{GEN} = 10\text{ V}, R_G = 25\ \Omega$		TBD	30	ns
Rise Time <sup>c</sup>	$t_r$			TBD	85	
Turn-Off Delay Time <sup>c</sup>	$t_{d(off)}$			TBD	90	
Fall Time <sup>c</sup>	$t_f$			TBD	110	
<b>Source-Drain Diode Ratings and Characteristics</b>						
Continuous Current	$I_S$	$T_C = 25^\circ\text{C}$			15	A
Pulsed Current	$I_{SM}$				16	
Forward Voltage <sup>b</sup>	$V_{SD}$	$I_F = 3.3\text{ A}, V_{GS} = 0\text{ V}$			2.2	V
Reverse Recovery Time	$t_{rr}$	$I_F = 3.3\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		TBD		ns
Reverse Recovery Charge	$Q_{rr}$				TBD	

Notes:

- For design aid only; not subject to production testing.
- Pulse test; pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Independent of operating temperature.