
5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES SMD99C)

FEATURES

- Five equally spaced outputs
- Designed for surface mounting
- Low profile (0.175 maximum height)
- Input & outputs fully CMOS interfaced & buffered
- 10 T²L fan-out capability



PACKAGES



FUNCTIONAL DESCRIPTION

The SMD99C-series device is a 5-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an amount determined by the device dash number (See Table). The total delay of the line is measured from IN to T5. The nominal tap-to-tap delay increment is given by one-fifth of the total delay.

PIN DESCRIPTIONS

IN	Signal Input
T1-T5	Tap Outputs
VDD	+5 Volts
GND	Ground

SERIES SPECIFICATIONS

- Minimum input pulse width: 40% of total delay
- Output rise time: 8ns typical
- Supply voltage: $5VDC \pm 5\%$
 - **Supply current:** $I_{CCL} = 40\mu a$ typical


 $I_{CCH} = 10$ ma typical

- Operating temperature: 0° to 70° C
 - Temp. coefficient of total delay: 300 PPM/°C

DASH NUMBER SPECIFICATIONS

Part Number	Total Delay (ns)	Delay Per Tap (ns)		
SMD99C-5050	50 ± 2.5	10.0 ± 3.0		
SMD99C-5060	60 ± 3.0	12.0 ± 3.0		
SMD99C-5075	75 ± 4.0	15.0 ± 3.0		
SMD99C-5100	100 ± 5.0	20.0 ± 3.0		
SMD99C-5125	125 ± 6.5	25.0 ± 3.0		
SMD99C-5150	150 ± 7.5	30.0 ± 3.0		
SMD99C-5175	175 ± 8.0	35.0 ± 4.0		
SMD99C-5200	200 ± 10.0	40.0 ± 4.0		
SMD99C-5250	250 ± 12.5	50.0 ± 5.0		

NOTE: Any dash number between 5004 and 5250 not shown is also available.



DDU8C Functional diagram

©1997 Data Delay Devices

APPLICATION NOTES

HIGH FREQUENCY RESPONSE

The SMD99C tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 40% of the total delay and periods as small as 80% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data Delay Devices if your application requires device testing at a specific input condition.

POWER SUPPLY BYPASSING

The SMD99C relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1uf capacitor from VDD to GND, located as close as possible to the VDD pin, is recommended. A wide VDD trace and a clean ground plane should be used.

DEVICE SPECIFICATIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{DD}	-0.3	7.0	V	
Input Pin Voltage	V _{IN}	-0.3	V _{DD} +0.3	V	
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec


TABLE 1: ABSOLUTE MAXIMUM RATINGS


TABLE 2: DC ELECTRICAL CHARACTERISTICS


(0C to 70C, 4.75V to 5.25V)

	PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
14.04	High Level Output Voltage	V _{OH}	3.98	4.4		V	$V_{DD} = 5.0$, $I_{OH} = MAX$
VV VV	w.DataSheet40.com						$V_{IH} = MIN, V_{IL} = MAX$
	Low Level Output Voltage	V _{OL}		0.15	0.26	V	$V_{DD} = 5.0$, $I_{OL} = MAX$
							$V_{IH} = MIN, V_{IL} = MAX$
	High Level Output Current	I _{OH}			-4.0	mA	
	Low Level Output Current	I _{OL}			4.0	mA	
	High Level Input Voltage	V _{IH}	3.15			V	
	Low Level Input Voltage	V _{IL}			1.35	V	
	Input Current	I _{IH}			0.10	μA	$V_{DD} = 5.0$

PACKAGE DIMENSIONS







www.DataSheet4U.com


SMD99C-xxMC2 (Military)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:		OUTPUT:	
Ambient Temperature:	$25^{\circ}C \pm 3^{\circ}C$	Load:	1 FAST-TTL Gate
Supply Voltage (VDD):	$5.0V \pm 0.1V$	C _{load} :	5pf ± 10%
Input Pulse:	$High = 5.0V \pm 0.1V$	Threshold:	2.5V (Rising & Falling)
	$Low = 0.0V \pm 0.1V$		
Source Impedance:	50Ω Max.		
Rise/Fall Time:	5.0 ns Max. (measured		
	between 0.5V and 4.5V)		
Pulse Width:	PW _{IN} = 1.5 x Total Delay		
Period:	PER _{IN} = 10 x Total Delay		

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Timing Diagram For Testing