SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

- -55°C to 125°C Operating Temperature Range, QML Processing
- Processed to MIL-PRF-38535 (QML)
- Performance
 - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS
 - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS
- Two 1K-Word × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks
- Validated Ada Compiler
- 64-Word × 32-Bit Instruction Cache
- 32-Bit Instruction and Data Words, 24-Bit Addresses
- 40/32-Bit Floating-Point/Integer Multiplier and Arithmetic Logic Unit (ALU)
- Parallel ALU and Multiplier Execution in a Single Cycle
- On-Chip Direct Memory Access (DMA) Controller for Concurrent I/O and CPU Operation
- Integer, Floating-Point, and Logical Operations
- One 4K-Word × 32-Bit Single-Cycle Dual-Access On-Chip ROM Block

description

- Two 32-Bit External Ports (24- and 13-Bit Address)
- Two Serial Ports With Support for 8-/16-/24-/32-Bit Transfers
- Packaging
 - 181-Pin Grid Array Ceramic Package (GB Suffix)
 - 196-Pin Ceramic Quad Flatpack With Nonconductive Tie-Bar (HFG Suffix)
- SMD Approval for 40- and 50-MHz Versions
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Zero-Overhead Loops With Single-Cycle Branches
- Interlocked Instructions for Multiprocessing Support
- 32-Bit Barrel Shifter
- Eight Extended-Precision Registers (Accumulators)
- Two- and Three-Operand Instructions
- Conditional Calls and Returns
- Block Repeat Capability
- Fabricated Using Enhanced Performance Implanted CMOS (EPIC[™]) by Texas Instruments
- Two 32-Bit Timers

The SMJ320C30 internal busing and special digital signal processor (DSP) instruction set has the speed and flexibility to execute up to 50 MFLOPS. The SMJ320C30 device optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip. The emphasis on total system cost has resulted in a less expensive processor that can be designed into systems currently using costly bit-slice processors.

- SMJ320C30-40: 50-ns single-cycle execution time, 5% supply
- SMJ320C30-50: 40-ns single-cycle execution time, 5% supply



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

description (continued)



The SMJ320C30 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are results of these features.

General-purpose applications are enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, two external interface ports, two timers, two serial ports, and multiple interrupt structure. The SMJ320C30 supports a wide variety of system applications from host processor to dedicated coprocessor.


High-level language support is implemented easily through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

For additional information when designing for cold temperature operation, please see Texas Instruments application report *320C3x*, *320C4x* and *320MCM42x* Power-up Sensitivity at Cold Temperature, literature number SGUA001.



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

functional block diagram





SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

memory map

Figure 1 shows the memory map for the SMJ320C30. See the *TMS320C3x User's Guide* (literature number SPRU031) for a detailed description of this memory mapping. Figure 2 shows the reset, interrupt, and trap vector/branches memory-map locations. Figure 3 shows the peripheral bus memory-mapped registers.

0h		0h	
03Fh	Reset, Interrupt, Trap Vectors, and Reserved Locations (64) (External STRB Active)	0BFh 0C0h	Reset, Interrupt, Trap Vectors, and Reserved Locations (192)
03Fn 040h	External	0FFFh	ROM (Internal)
	STRB Active (8M Words - 64 Words)	1000h	External STRB Active (8M Words - 4K Words)
7FFFFh 800000h	Expansion-Bus MSTRB Active	7FFFFh 800000h	Expansion-Bus MSTRB Active
801FFFh 802000h	(8K Words) Reserved	801FFFh 802000h	(8K Words) Reserved
803FFFh 804000h	(8K Words) Expansion-Bus	803FFFh 804000h	(8K Words)
805FFFh 806000h	IOSTRB Active (8K Words)	805FFFh 806000h	IOSTRB Active (8K Words)
807FFFh 808000h	Reserved (8K Words)	807FFFh 808000h	Reserved (8K Words)
	Peripheral-Bus Memory-Mapped Registers (6K Words Internal)		Peripheral-Bus Memory-Mapped Registers (6K Words Internal)
8097FFh 809800h 809BFFh	RAM Block 0 (1K Word Internal)	8097FFh 809800h 809BFFh	RAM Block 0 (1K Word Internal)
809C00h 809FFFh 80A000h	RAM Block 1 (1K Word Internal)	809C00h 809FFFh 80A000h	RAM Block 1 (1K Word Internal)
	External STRB Active (8M Words - 40K Words)		External STRB Active (8M Words - 40K Words)
0FFFFFFh		0FFFFFFh	

(a) Microprocessor Mode

(b) Microcomputer Mode

Figure 1. Memory Map



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

00h	Reset	00h	Reset
01h	ΙΝΤΟ	01h	INTO
02h	INT1	02h	INT1
03h	INT2	03h	INT2
04h	INT3	04h	INT3
05h	XINTO	05h	XINTO
06h	RINT0	06h	RINT0
07h	XINT1	07h	XINT1
08h	RINT1	08h	RINT1
09h	ΤΙΝΤΟ	09h	ΤΙΝΤΟ
0Ah	TINT1	0Ah	TINT1
0Bh	DINT	0Bh	DINT
0Ch	_ .	0Ch	_ .
1Fh	Reserved	1Fh	Reserved
20h	TRAP 0	20h	TRAP 0
	•		-
	•		
	-		-
3Bh	TRAP 27	3Bh	TRAP 27
3Ch	Deserved	3Ch	Decemand
3Fh	Reserved	BFh	Reserved
•			

memory map (continued)

(a) Microprocessor Mode

(a) Microcomputer Mode

Figure 2. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

memory map (continued)

808000h	DMA Global Control
808004h	DMA Source Address
808006h	DMA Destination Address
808008h	DMA Transfer Counter
808020h	Timer 0 Global Control
808024h	Timer 0 Counter
808028h	Timer 0 Period
808030h	Timer 1 Global Control
808034h	Timer 1 Counter
808038h	Timer 1 Period Register
808040h	Serial Port 0 Global Control
808042h	FSX/DX/CLKX Serial Port 0 Control
808043h	FSR/DR/CLKR Serial Port 0 Control
808044h	Serial Port 0 R/X Timer Control
808045h	Serial Port 0 R/X Timer Counter
	Serial Port 0 R/X Timer Period
808046h	
808048h	Serial Port 0 Data Transmit
80804Ch	Serial Port 0 Data Receive
808050h	Serial Port 1 Global Control
808052h	FSX/DX/CLKX Serial Port 1 Control
808053h	FSR/DR/CLKR Serial Port 1 Control
808054h	Serial Port 1 R/X Timer Control
808055h	Serial Port 1 R/X Timer Counter
808056h	Serial Port 1 R/X Timer Period
808058h	Serial Port 1 Data Transmit
80805Ch	Serial Port 1 Data Receive
808060h	Expansion-Bus Control
808064h	Primary-Bus Control

[†]Shading denotes reserved address locations

Figure 3. Peripheral Bus Memory-Mapped Registers[†]



pin functions

This section gives signal descriptions for the SMJ320C30 devices in the microprocessor mode. The following tables list each signal, the number of pins, type of operating mode(s) (that is, input, output, or high-impedance state as indicated by I, O, or Z, respectively), and a brief function description. All pins labeled NC have special functions and should not be connected by the user. A line over a signal name (for example, RESET) indicates that the signal is active low (true at logic-0 level). The signals are grouped according to functions.

PIN NAME QTY [‡] TYPE [†] DESCRIPTION			CONDITIONS WHEN SIGNAL IS Z TYPE [§]			
		8	PRIMARY BUS INTERFACE			
D31-D0	32	I/O/Z	32-bit data port of the primary bus interface	S	Н	
A23-A0	24	O/Z	24-bit address port of the primary bus interface	S	Н	R
R/W	1	O/Z	Read/write for primary bus interface. R/\overline{W} is high when a read is performed and low when a write is performed over the parallel interface.	S	Н	R
STRB	1	O/Z	External access strobe for the primary bus interface	S	Н	
RDY	1	I	Ready. $\overline{\text{RDY}}$ indicates that the external device is prepared for a primary bus interface transaction to complete.			
HOLD	1	I	Hold for primary bus interface. When HOLD is a logic low, any ongoing transaction is completed. A23-A0, D31-D0, STRB, and R/W are in the high-impedance state and all transactions over the primary bus interface are held until HOLD becomes a logic high or the NOHOLD bit of the primary bus control register is set.			
HOLDA	1	O/Z	Hold acknowledge for primary bus interface. HOLDA is generated in response to a logic low on HOLD. HOLDA indicates that A23-A0, D31-D0, STRB, and R/W are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logic high of HOLD or when the NOHOLD bit of the primary bus control register is set.	S		
			EXPANSION BUS INTERFACE			
XD31-XD0	32	I/O/Z	32-bit data port of the expansion bus interface	S		R
XA12-XA0	13	O/Z	13-bit address port of the expansion bus interface	S		R
XR/W	1	O/Z	Read/write signal for expansion bus interface. When a read is performed, XR/W is held high; when a write is performed, XR/W is low.	S		R
MSTRB	1	O/Z	External memory access strobe for the expansion bus interface	S		
IOSTRB	1	O/Z	External I/O access strobe for the expansion bus interface	S		
XRDY	1	I	Ready signal. XRDY indicates that the external device is prepared for an expansion bus interface transaction to complete.			
			CONTROL SIGNALS			
RESET	1	Ι	Reset. When $\overrightarrow{\text{RESET}}$ is a logic low, the device is in the reset condition. When $\overrightarrow{\text{RESET}}$ becomes a logic high, execution begins from the location specified by the reset vector.			
INT3-INT0	4	I	External interrupts			
IACK	1	O/Z	Interrupt acknowledge. IACK is set to a logic high by the IACK instruction. IACK can be used to indicate the beginning or end of an interrupt-service routine.	S		
MC/MP	1	Ι	Microcomputer/microprocessor mode			
XF1, XF0	2	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instructions.	S		R

Pin Functions

[†] I = input, O = output, Z = high-impedance state, NC = no connect

[‡] For GB package

\$ S = \overrightarrow{SHZ} active, H = \overrightarrow{HOLD} active, R = \overrightarrow{RESET} active

SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

Pin Functions (Continued)

PIN NAME QTY [‡]		TYPE [†]	DESCRIPTION	CONDITION WHEN SIGNAL IS Z T	
			SERIAL PORT 0 SIGNALS	SIGNAL IS Z I	1PE3
		I	Serial port 0 transmit clock. CLKX0 is the serial-shift clock for the serial port 0		
CLKX0	1	I/O/Z	transmitter.	S	R
DX0	1	I/O/Z	Data transmit output. Serial port 0 transmits serial data on DX0.	S	R
FSX0	1	I/O/Z	Frame synchronization pulse for transmit. The FSX0 pulse initiates the transmit-data process over DX0.	S	R
CLKR0	1	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial-shift clock for the serial port 0 receiver.	S	R
DR0	1	I/O/Z	Data receive. Serial port 0 receives serial data on DR0.	S	R
FSR0	1	I/O/Z	Frame synchronization pulse for receive. The FSR0 pulse initiates the receive-data process over DR0.	S	R
			SERIAL PORT 1 SIGNALS		
CLKX1	1	I/O/Z	Serial port 1 transmit clock. CLKX1 is the serial-shift clock for the serial port 1 transmitter.	S	R
DX1	1	I/O/Z	Data transmit output. Serial port 1 transmits serial data on DX1.	S	R
FSX1	1	I/O/Z	Frame synchronization pulse for transmit. The FSX1 pulse initiates the transmit-data process over DX1.	S	R
CLKR1	1	I/O/Z	Serial port 1 receive clock. CLKR1 is the serial-shift clock for the serial port 1 receiver.	S	R
DR1	1	I/O/Z	Data receive. Serial port 1 receives serial data on DR1.	S	R
FSR1	1	I/O/Z	Frame synchronization pulse for receive. The FSR1 pulse initiates the receive-data process over DR1.	S	R
		•	TIMER 0 SIGNALS		
TCLK0	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S	R
		•	TIMER 1 SIGNALS		
TCLK1	1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S	R
		•	SUPPLY AND OSCILLATOR SIGNALS (see Note 1)		
V _{DD}	4	Ι	5-V supply [¶]		
IODV _{DD}	2	I	5-V supply [¶]		
ADV _{DD}	2	I	5-V supply [¶]		
PDV _{DD}	1	I	5-V supply [¶]		
DDV _{DD}	2	I	5-V supply [¶]		
MDV _{DD}	1	I	5-V supply [¶]		
V _{SS}	4	I	Ground		
DV _{SS}	4	I	Ground		
CV _{SS}	2	I	Ground		

[†] I = input, O = output, Z = high-impedance state, NC = no connect

[‡] For GB package

\$ S = \overrightarrow{SHZ} active, H = \overrightarrow{HOLD} active, R = \overrightarrow{RESET} active

 $^{ 1\!\! I}$ Recommended decoupling capacitor is 0.1 $\mu F.$ NOTE 1: $CV_{SS}, V_{SS},$ and IV_{SS} are on the same plane.



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

PIN NAME			TY [‡] DESCRIPTION			
		_	SUPPLY AND OSCILLATOR SIGNALS (see Note 1) (CONTINUED)			
IV _{SS}	1	I	Ground			
V _{BBP}	1	NC	V _{BB} pump oscillator output			
V _{SUBS}	1	I	Substrate pin. Tie to ground			
X1	1	0	Output from the internal oscillator for the crystal. If a crystal is not used, X1 must be left unconnected.			
X2/CLKIN	1	I	Input to the internal oscillator from the crystal or a clock			
H1	1	O/Z	External H1 clock. H1 has a period equal to twice CLKIN.	S		
НЗ	1	O/Z	External H3 clock. H3 has a period equal to twice CLKIN.	S		
			RESERVED (see Note 2)			
EMU0-EMU2	3	I	Reserved. Use pullup resistors to 5 V			
EMU3	1	O/Z	Reserved	S		
EMU4/ SHZ	1	I	Shutdown high impedance. When active, EMU4/SHZ shuts down the SMJ320C30 and places all pins in the high-impedance state. EMU4/SHZ is used for board-level testing to ensure that no dual-drive conditions occur. CAUTION: A low on SHZ corrupts SMJ320C30 memory and register contents. Reset the device with SHZ high to restore it to a known operating condition.			
EMU5, EMU6	2	NC	Reserved			
RSV0-RSV4	5	I	Reserved. Tie pins directly to 5 V			
RSV5-RSV10	6	I/O	Reserved. Use pullups on each pin to 5 V			
Locator	1	NC	Reserved			

Pin Functions (Continued)

[†] I = input, O = output, Z = high-impedance state, NC=No Connect

[‡] For GB package

 $S = \overline{SHZ}$ active, H = HOLD active, R = RESET active

NOTES: 1. CV_{SS} , V_{SS} , IV_{SS} are on the same plane.

 The connections specified for the reserved pins must be followed. For best results, 18-kΩ-22-kΩ pullup resistors are recommended. All 5-V supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

	Pin Assignments													
		PIN		PIN			Р	IN		Pli	N		PIN	
NUM	BER		NUM		NUMBER NUMBER			NUM	BER					
GB PKG	HFG PKG	NAME	GB PKG	HFG PKG	NAME	GB PKG	HFG PKG	NAME	GB PKG	HFG PKG	NAME	GB PKG	HFG PKG	NAME
F15	82	A0	C5	139	D5	PKG P2	195	DX1	L2	185	RSV6	R8	29	XD11
G12	81	A0 A1	D6	138	D6	F14	83	EMU0	K4	186	RSV7	R9	30	XD12
G13	80	A2	A4	137	D7	E15	84	EMU1	M1	187	RSV8	P9	31	XD12 XD13
G14	79	A3	B5	136	D8	F13	85	EMU2	L3	188	RSV9	N9	32	XD14
G15	78	A4	C6	135	D9	E14	86	EMU3	M2	189	RSV10	R10	33	XD15
H15	77	A5	A5	134	D10	F12	87	EMU4/SHZ	D12	100	ADV _{DD} [†]	M9	34	XD16
H14	72	A6	B6	133	D11	C1	155	EMU5	H11	64	ADV _{DD} [†]	P10	35	XD10 XD17
J15	71	A7	D7	132	D12	M6	11	EMU6	D4	114	DDV _{DD} [†]	R11	36	XD18
J14	70	A8	A6	131	D12	B3	145	H1	E8	147	DDV _{DD} [†]	N10	37	XD10 XD19
J13	69	A9	C7	130	D14	A1	146	H3	L8	15	IODV _{DD} [†]	P11	38	XD20
K15	68	A10	B7	129	D15	C2	152	X1	M12	16	IODV _{DD} [†]	R12	39	XD20 XD21
J12	67	A10 A11	A7	129	D16	B1	151	X2/CLKIN	10112	49	IODV _{DD} [†]	M10	40	XD21 XD22
K14	66	A12	A7 A8	120	D10 D17	P4	9	TCLK0	H5	49 162	MDV _{DD} [†]	N11	40	XD22 XD23
L15	65	A12 A13	B8	127	D18	N5	3 10	TCLK1	115	163	MDV _{DD} [†]	P12	42	XD23 XD24
K13	63	A13 A14	A9	122	D18 D19	G2	169	XF0	M4	1	PDV _{DD} [†]	R13	42	XD24 XD25
L14	62	A14 A15	B9	121	D19 D20	G2 G3	168	XF1	B2	51	CV _{SS} §	R13	43 44	XD25 XD26
M15	61	A15 A16	C9	119	D20 D21	D3	154		D2 P14	52	CV _{SS} ^s CV _{SS} [§]	M11	44 45	XD20 XD27
K12	60	A10 A17	A10	118	D21 D22	E4	154	V _{BBP}	F14	52 25	V _{DD} [‡]	N12	45 46	XD27 XD28
L13	59	A17 A18	D9	117	D22 D23	⊑4 H4	123	V _{SUBS} V _{DD} [‡]		25 26	v _{DD} ⁺ V _{DD} ‡	P13	40 47	XD28 XD29
M14	58	A18 A19	B10	116	D23 D24	D8	73	v _{DD} [‡]		172	v _{DD} ⁺ V _{DD} ‡	R15	47	XD29 XD30
N15	57	A19 A20	A11	115	D24 D25	M8	74	V _{DD} [‡]		172	v _{DD} ⁺ V _{DD} ‡	P15	40 53	XD30 XD31
M13	56	A20 A21	C10	113	D25 D26	H12	124	v _{DD} V _{DD} ‡	C8	28	v _{DD} V _{SS} §	115	2	DV _{DD}
L12	55	A22	B11	112	D20 D27	N8	27	v _{DD} V _{SS} §	H3	20 75	Vss⁵ Vss [§]		101	DV _{DD}
N14	55 54	A23	A12	111	D28	A13	107	XA0	H13	76	Vss⁵ Vss [§]	СЗ	50	DV _{DD} DV _{SS} ¶
E5	54	LOCATOR/NC	D10	110	D28 D29	A13	107	XAU XA1	піз	125	vss° Vss [§]	C13	98	DV _{SS} [®]
G1	170	IACK	C11	109	D29 D30	D11	105	XA2		125	Vss⁵ Vss [§]	N3	30 148	DVss [¶]
H2	171	INTO	B12	103	D31	C12	103	XA3		149	Vss⁵ Vss [§]	N13	196	DVss [¶]
H1	176	INT1	F3	161	HOLD	B13	104	XA4		150	Vss⁵ Vss [§]	B14	96	IV _{SS} §
J1	177	INT2	E2	160	HOLDA	A15	102	XA4 XA5		174	Vss⁵ Vss [§]	014	97	IV _{SS} [§]
J2	178	INT3	D2	156	XRDY	B15	95	XA6		175	Vss [§]		51	IV SS-
J2 D15	88	MC/MP	D2 D1	150	XR/W	C14	95 94	XA0 XA7		99	V _{SS} ° V _{SUBS}			
E3	157	MSTRB	P3		FSR0	E12	94 93	XA8	R4	12	VSUBS XD0			
E3 E1		RDY	R2	4 7	FSX0	D13	93 92	XA9	P5	13	XD0 XD1			
F1	164 167	RESET	R2 N4	7 5	CLKR0	C15	92 91	XA9 XA10	P5 N6	13	XD1 XD2			
G4	167	RESET R/W	M5	5 6	CLKR0 CLKX0	D14	90 90	XA10 XA11	R5	14	XD2 XD3			
		R/W STRB												
F2 F4	165 158	IOSTRB	R1 R3	3 8	DR0 DX0	E13 J3	89 179	XA12 RSV0	P6 M7	18 10	XD4 XD5			
	158	D0			FSR1	J3 J4		RSV1	M7 De	19 20	XD5 XD6			
C4	144		M3 D1	191 104			180		R6	20				
D5	143	D1	P1	194 102	FSX1	K1	181	RSV2	N7 P7	21	XD7			
A2	142	D2	L4	192	CLKR1	K2	182	RSV3	P7	22	XD8			
A3	141	D3	N2	193	CLKX1	L1 Ka	183	RSV4	R7	23	XD9			
B4	140	D4	N1	190	DR1	K3	184	RSV5	P8	24	XD10	1	<u> </u>	
		/ _{DD} , IODV _{DD} , MD common plane int				COLUM	n piane	e internal to the	uevicë.					
		and IV _{SS} are on a				the dev	rice.							

 ¶ DV_{SS} is on a common plane internal to the device.



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 3)	0.3 V to 7 V
Input voltage range, V _I	0.3 V to 7 V
Output voltage range, V _O	0.3 V to 7 V
Continuous power dissipation (see Note 4)	3.15 W
Operating case temperature range, T _C	. – 55°C to 125°C
Storage temperature range, T _{stg}	. – 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 3. All voltage values are with respect to V_{SS}.

4. Actual operating power is less. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and extension buses at the maximum rate possible. See normal (I_{CC}) current specification in the electrical characteristics table and also read *Calculation of TMS320C30 Power Dissipation Application Report* (literature number SPRA020).

recommended operating conditions (see Note 5)

		MIN	NOM [‡]	MAX	UNIT
V_{DD}	Supply voltage (AV _{DD} , etc.)	4.75	5	5.25	V
$V_{\rm SS}$	Supply voltage (CV _{SS} , etc.)		0		V
V_{IH}	High-level input voltage	2.1		V _{DD} + 0.3*	V
V_{TH}	High-level input voltage for CLKIN	3		V _{DD} + 0.3*	V
VIL	Low-level input voltage	- 0.3*		0.8	V
I _{OH}	High-level output current			- 300	μA
I _{OL}	Low-level output current			2	mA
T _C	Operating case temperature (see Note 6)	- 55		125	°C

[‡] All nominal values are at V_{DD} = 5 V, T_A (ambient-air temperature) = 25°C.

* This parameter is not production tested.

NOTE 5: All input and output voltage levels are TTL compatible.

NOTE 6: T_C MAX at maximum rated operating conditions at any point on the case, T_C MIN at initial (time zero) power up



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

electrical characteristics over recommended ranges of supply voltage (unless otherwise noted) (see Note 5)

	PARAMETER		TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V _{OH}	High-level output voltage		$V_{DD} = MIN, I_{OH} = MAX$	2.4	3		V
		For XA12-XA0	$V_{DD} = MIN, I_{OL} = MAX$			0.6*	V
V _{OL}	Low-level output voltage	All others	$V_{DD} = MIN, I_{OL} = MAX$		0.3	0.6	V
Ι _Ζ	High-impedance current		V _{DD} = MAX			± 20	μA
l _l	Input current		$V_I = V_{SS}$ to V_{DD}			± 10	μA
I _{IP}	Input current		Inputs with internal pullups (see Note 7)	- 600		20	μA
I _{IC}	Input current (X2/CLKIN)		$V_I = V_{SS}$ to V_{DD}			± 50	μA
I _{CC}	Supply current		$V_{DD} = MAX, T_A = 25^{\circ}C,$ $t_{c(CI)} = MIN, See Note 8$		200	600	mA
I _{DD}	Supply current, standby; ID	LE2, clock shut off	V _{DD} = 5 V, T _A = 25°C		50		mA
Ci	Input capacitance					15*	pF
Co	Output capacitance					20*	pF
C _x	X2/CLKIN capacitance					25*	pF

[†] For conditions shown as MIN/MAX, use the appropriate value specified in recommended operating conditions.


[‡] All typical values are at $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* This parameter is not production tested.

NOTES: 5. All input and output voltage levels are TTL compatible.

- 7. Pins with internal pullup devices: INTO-INT3, MC/MP, RSV0-RSV10. Although RSV0-RSV10 have internal pullup devices, external pullups should be used on each pin as identified in the pin function tables.
- 8. Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See Calculation of TMS320C30 Power Dissipation Application Report (literature number SPRA020).

PARAMETER MEASUREMENT INFORMATION



Where:

= 2 mA (all outputs)

= 300 µA (all outputs) I_{ОН}

 V_{LOAD} = Selected to emulate 50 Ω termination (typical value = 1.54 V).

Ст = 80-pF typical load-circuit capacitance





SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

signal transition levels

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified as follows:

- For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V.
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V.



Figure 5. TTL-Level Outputs

Transition times for TTL-compatible inputs are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2.1 V and the level at which the input is said to be low is 0.8 V.
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V and the level at which the input is said to be high is 2.1 V.



Figure 6. TTL-Level Inputs



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

timing parameter symbology

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100-A. To shorten the symbols, some of the terminal names and other related terminology have been abbreviated as follows, unless otherwise noted:

A	A23-A0	IACK	IACK
ASYNCH	Asynchronous reset signals include XF0, XF1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, CLKX1, DX1, FSX1, CLKR1, DR1, FSR1, TCLK0, and TCLK1	INT	INT3-INTO
СН	CLKX includes CLKX0 and CLKX1	IOS	IOSTRB
CI	CLKIN	(M)S	(M)STRB includes MSTRB and STRB
CONTROL	Control signals include STRB, MSTRB, and IOSTRB	RDY	RDY
D	D31-D0	RESET	RESET
DR	Includes DR0, DR1	RW	R/W
DX	Includes DX0, DX1	S	STRB
FS	FSX/R includes FSX0, FSX1, FSR0, and FSR1	SCK	CLKX/R includes CLKX0, CLKX1, CLKR0, and CLKR1
FSR	Includes FSR0, FSR1	TCLK	TCLK0, TCLK1
FSX	Includes FSX0, FSX1	(X)A	Includes A23-A0 and XA12-XA0
GPIO	General-purpose input/output; peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1	(X)D	Includes D31-D0 and XD31-XD0
н	Includes H1, H3	XF	XFx includes XF0 and XF1
H1	H1	XF0	XF0
H3	НЗ	XF1	XF1
HOLD	HOLD	(X)RDY	Includes RDY and XRDY
HOLDA	HOLDA	(X)RW	(X)R/W includes R/W and XR/W



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

X2/CLKIN, H1, and H3 timing

The following table defines the timing parameters for the X2/CLKIN, H1, and H3 interface signals. See the RESET timing in Figure 20 for CLKIN to H1 and H3 delay specification.

timing parameters for X2/CLKIN, H1, H3 (see Note 5, Figure 7, Figure 8, and Figure 9)

NO.†			320C30-40		320C3		
NO.1				MAX	MIN	MAX	UNIT
1	t _{f(CI)}	Fall time, CLKIN		5*		5*	ns
2	t _{w(CIL)}	Pulse duration, CLKIN low, $t_{c(CI)}$ = MIN (see Note 9)	9		7		ns
3	t _{w(CIH)}	Pulse duration, CLKIN high, t _{c(Cl)} = MIN (see Note 9)	9		7		ns
4	t _{r(CI)}	Rise time, CLKIN		5*		5*	ns
5	t _{c(CI)}	Cycle time, CLKIN	25	303	20	303	ns
6	t _{f(H)}	Fall time, H1/H3		3		3	ns
7	t _{w(HL)}	Pulse duration, H1/H3 low (see Note 10)	P - 5		P - 5		ns
8	t _{w(HH)}	Pulse duration, H1/H3 high (see Note 10)	P - 6		P - 6		ns
9	t _{r(H)}	Rise time, H1/H3		3		3	ns
9.1	t _{d(HL-HH)}	Delay time, from H1 low to H3 high or from H3 low to H1 high	0	4	0	4	ns
10	t _{c(H)}	Cycle time, H1/H3	50	606	40	606	ns

[†] Numbers in this column match those used in Figure 7, Figure 8, and Figure 9.

* This parameter is not production tested.

NOTES: 5. All input and output voltage levels are TTL compatible.

9. Rise and fall times, assuming a 35 - 65% duty cycle, are incorporated within this specification (see Figure 6).

10. P = t_{c(CI)}






Figure 7. X2/CLKIN Timing



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

timing parameters for X2/CLKIN, H1, H3 (see Note 5, Figure 7, Figure 8, and Figure 9) (continued)







SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

memory read/write timing

The following table defines memory read/write timing parameters for (M)STRB.

timing parameters for a memory [(M)STRB = 0] read/write (see Figure 10 and Figure 11)

-					-		
NO †			320C3	30-40	320C3	30-50	
NO.†			MIN	MAX	MIN	MAX	UNIT
11	t _{d[H1L-(M)SL]}	Delay time, H1 low to (M)STRB low	0*	10	0*	4	ns
12	t _{d[H1L-(M)SH]}	Delay time, H1 low to (M)STRB high	0*	6	0*	4	ns
13.1	t _{d(H1H-RWL)}	Delay time, H1 high to R/\overline{W} low	0*	9	0*	7	ns
13.2	t _{d[H1H-(X)RWL]}	Delay time, H1 high to (X)R/ \overline{W} low	0*	13	0*	11	ns
14.1	t _{d(H1L-A)}	Delay time, H1 low to A valid	0*	11	0*	9	ns
14.2	t _{d[H1L-(X)A]}	Delay time, H1 low to (X)A valid	0*	9	0*	8	ns
15.1	t _{su(D-H1L)} R	Setup time, D valid before H1 low (read)	14		10		ns
15.2	t _{su[(X)DR-H1L]R}	Setup time, (X)D before H1 low (read)	16		14		ns
16	t _{h[H1L-(X)D]R}	Hold time, (X)D after H1 low (read)	0*		0*		ns
17.1	t _{su(RDY-H1H)}	Setup time, RDY before H1 high	8		6		ns
17.2	t _{su[(X)RDY-H1H]}	Setup time, (X)RDY before H1 high	9		8		ns
18	t _{h[H1H-(X)RDY]}	Hold time, (X)RDY after H1 high	0		0		ns
19	t _{d[H1H-(X)RWH]W}	Delay time, H1 high to (X)R/ \overline{W} high (write)		9		7	ns
20	t _{v[H1L(X)D]W}	Valid time, (X)D after H1 low (write)		17		14	ns
21	t _{h[H1H-(X)D]W}	Hold time, (X)D after H1 high (write)	0*		0*		ns
22.1	t _{d(H1H-A)}	Delay time, H1 high to A valid on back-to-back write cycles (write)		15		12	ns
22.2	t _{d[H1H-(X)A]}	Delay time, H1 high to (X)A valid on back-to-back write cycles (write)		21		18	ns
26	t _{d[A-(X)RDY]}	Delay time, (X)RDY from A valid		7*		6*	ns


[†] Numbers in this column match those used in Figure 10 and Figure 11.

* This parameter is not production tested.



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

memory read/write timing (continued)



NOTE A: (M)STRB remains low during back-to-back read operations.





SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004




Figure 11. Timing for Memory [(M)STRB = 0] Write



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

memory read/write timing (continued)


The following table defines memory read timing parameters for IOSTRB.

timing parameters for a memory (IOSTRB = 0) read (see Figure 12)

NO +			320C	30-40)-40 320C30-50		UNIT
NO.†			MIN	MAX	MIN	MAX	UNIT
27	t _{d(H1H-IOSL)}	Delay time, H1 high to IOSTRB low	0*	9	0*	8	ns
28	t _{d(H1H-IOSH)}	Delay time, H1 high to IOSTRB high	0*	9	0*	8	ns
29	t _{d[H1L-(X)RWH]}	Delay time, H1 low to (X)R/ \overline{W} high	0*	9	0*	8	ns
30	t _{d[H1L-(X)A]}	Delay time, H1 low to (X)A valid	0*	9	0*	8	ns
31	t _{su[(X)D-H1H]R}	Setup time, (X)D before H1 high	13		11		ns
32	t _{h[H1H-(X)D]R}	Hold time, (X)D after H1 high	0*		0*		ns
33	t _{su[(X)RDY-H1H]}	Setup time, (X)RDY before H1 high	9		8		ns
34	t _{h[H1H-(X)RDY]}	Hold time, (X)RDY after H1 high	0		0		ns

[†] Numbers in this column match those used in Figure 12.

* This parameter is not production tested.







SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

memory read/write timing (continued)


The following table defines memory write timing parameters for IOSTRB.

timing parameters for a memory (IOSTRB = 0) write (see Figure 13)

			3200	30-40	-40 320C30-50		UNIT
NO.†			MIN	MAX	MIN	MAX	UNIT
27	t _{d(H1H-IOSL)}	Delay time, H1 high to IOSTRB low	0*	9	0*	8	ns
28	t _{d(H1H-IOSH)}	Delay time, H1 high to IOSTRB high	0*	9	0*	8	ns
29	t _{d[H1L-(X)RWH]}	Delay time, H1 low to (X) R/\overline{W} high	0*	9	0*	8	ns
30	t _{d[H1L-(X)A]}	Delay time, H1 low to (X)A valid	0*	9	0*	8	ns
33	t _{su[(X)RDY-H1H]}	Setup time, (X)RDY before H1 high	9		8		ns
34	t _{h[H1H-(X)RDY]}	Hold time, (X)RDY after H1 high	0		0		ns
35	t _{d(H1L-XRWL)}	Delay time, H1 low to XR/\overline{W} low	0*	13	0*	11	ns
36	t _{v[H1H(X)D]W}	Valid time, (X)D after H1 high		25		20	ns
37	t _{h[H1L-(X)D]W}	Hold time, (X)D after H1 low	0		0		ns

 † Numbers in this column match those used in Figure 13.

* This parameter is not production tested.







SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004


XF0 and XF1 timing when executing LDFI or LDII

The following table defines the timing parameters for XF0 and XF1 during execution of LDFI or LDII.

timing parameters for XF0 and XF1 when executing LDFI or LDII (see Figure 14)

NO.†			320C30-40		320C30-50		
NO.'			MIN	MAX	MIN	MAX	UNIT
38	t _{d(H3H-XF0L)}	Delay time, H3 high to XF0 low		13		12	ns
39	t _{su(XF1-H1L)}	Setup time, XF1 valid before H1 low	9		9		ns
40	t _{h(H1L-XF1)}	Hold time, XF1 after H1 low	0		0		ns

[†] Numbers in this column match those used in Figure 14.







SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

XF0 timing when executing STFI and STII

The following table defines the timing parameters for the XF0 pin during execution of STFI or STII.

timing parameters for XF0 when executing STFI or STII (see Figure 15)

NO t	NO. [†]		320C30-40		320C30-50		
NO.1			MIN	MAX	MIN	MAX	UNIT
41	t _{d(H3H-XF0H)}	Delay time, H3 high to XF0 high		13		12	ns

[†] The number in this column matches that used in Figure 15.




Figure 15. Timing for XF0 When Executing an STFI or STII



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

XF0 and XF1 timing when executing SIGI

The following table defines the timing parameters for the XF0 and XF1 pins during execution of SIGI.

timing parameters for XF0 and XF1 when executing SIGI (see Figure 16)

NO.†			320C30-40		320C30-50		
NO.'			MIN	MAX	MIN	MAX	UNIT
41.1	t _{d(H3H-XF0L)}	Delay time, H3 high to XF0 low		13		12	ns
42	t _{d(H3H-XF0H)}	Delay time, H3 high to XF0 high		13		12	ns
43	t _{su(XF1-H1L)}	Setup time, XF1 valid before H1 low	9		9		ns
44	t _{h(H1L-XF1)}	Hold time, XF1 after H1 low	0		0		ns

[†] Numbers in this column match those used in Figure 16.




Figure 16. Timing for XF0 and XF1 When Executing SIGI



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004


loading when XFx is configured as an output

The following table defines the timing parameter for loading the XF register when the XFx pin is configured as an output.

timing parameters for loading the XFx register when configured as an output pin (see Figure 17)

NO t		320C30-40 320C30-	50	
NO.†		MIN MAX MIN	MAX	UNIT
45	$t_{v(H3H-XF)}$ Valid time, H3 high	n to XF valid 13	12	ns

[†] The number in this column matches that used in Figure 17.



NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 17. Timing for Loading XFx Register When Configured as an Output Pin



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

changing XFx from an output to an input


The following table defines the timing parameters for changing the XFx pin from an output pin to an input pin.

timing parameters of XFx changing from output to input mode (see Figure 18)

NO T			320C30-40		320C30-50		
NO.†			MIN	MAX	MIN	MAX	UNIT
46	t _{d(H3H-XFx)}	Delay time, XFx after H3 high		13*		12*	ns
47	t _{su(XFx-H1L)}	Setup time, XFx before H1 low	9		9		ns
48	t _{h(H1L-XFx)}	Hold time, XFx after H1 low	0		0		ns

[†] Numbers in this column match those used in Figure 18.

* This parameter is not production tested.



NOTE A: Ī/OXFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register depending on whether XF0 or XF1, respectively, is being affected.

Figure 18. Timing for Change of XFx From Output to Input Mode



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004


changing XFx from an input to an output

The following table defines the timing parameter for changing the XFx pin from an input pin to an output pin.

timing parameters of XFx changing from input to output mode (see Figure 19)

NO T	NO T		320C30-40		320C30-50		
NO.†			MIN	MAX	MIN	MAX	UNIT
49	t _{d(H3H-XFIO)}	Delay time, H3 high to XF switching from input to output		17		17	ns

[†] The number in this column matches that used in Figure 19.



NOTE A: Ī/OXFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register depending on whether XF0 or XF1, respectively, is being affected.

Figure 19. Timing for Change of XFx From Input to Output Mode



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

reset timing

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 20 occurs; otherwise, an additional delay of one clock cycle can occur. R/W and XR/W are in the high-impedance state during reset and can be provided with a resistive pullup, nominally 18 k Ω to 22 k Ω , to prevent spurious writes from occurring. The asynchronous reset signals include XF0/1, CLKX0/1, DX0/1, FSX0/1, CLKR0/1, DR0/1, FSR0/1, and TCLK0/1. HOLD is an asynchronous input and can be asserted during reset.

Resetting the device initializes the primary- and expansion-bus control registers to seven software wait states and, therefore, results in slow external accesses until these registers are initialized.

			320C3	30-40	320C3	0-50	
NO.			MIN	MAX	MIN	MAX	UNIT
50	t _{su(RESET)}	Setup time, RESET before CLKIN low	10	P*	10	P*	ns
51	t _{d(CLKINH-H1H)}	Delay time, CLKIN high to H1 high [†]	2	14	2	10	ns
52	t _{d(CLKINH-H1L)}	Delay time, CLKIN high to H1 low [†]	2	14	2	10	ns
53	t _{su(RESETH-H1L)}	Setup time, RESET high beforeH1 low after ten H1 clock cycles	9		7		ns
54	t _{d(CLKINH-H3L)}	Delay time, CLKIN high to H3 low [†]	2	14	2	10	ns
55	t _{d(CLKINH-H3H)}	Delay time, CLKIN high to H3 high [†]	2	14	2	10	ns
56	t _{dis(H1H-XD)}	Disable time, H1 high to (X)D high-impedance state		15*		12*	ns
57	t _{dis(H3H-XA)}	Disable time, H3 high to (X)A high-impedance state		9*		8*	ns
58	t _{d(H3H-CONTROLH)}	Delay time, H3 high to control signals high		9*		8*	ns
59	t _{d(H1H-IACKH)}	Delay time, H1 high to IACK high		9*		8*	ns
60	t _{dis(RESETL-ASYNCH)}	Disable time, RESET low to asynchronous reset signals in the high-impedance state		21*		17*	ns

timing parameters for **RESET** [P = $t_{c(CI)}$] (see Figure 9 and Figure 20)


[†] See Figure 9 for temperature dependence for the 40-MHz SMJ320C30.

* This parameter is not production tested.



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

reset timing (continued)



NOTES: A. In this diagram X(D) includes D31-D0 and XD31-XD0.

- B. In this diagram, (X)A includes A23-A0 and XA12-XA0.
- C. Control signals include STRB, MSTRB, and IOSTRB.
- D. Asynchronous reset signals include XF1, XF0, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, CLKX1, DX1, FSX1, CLKR1, DR1, FSR1, TCLK0, and TCLK1.
- E. In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In micromputer mode, the reset vector is fetched twice, with no software wait states.

Figure 20. Timing for Reset [P=t_{c(Cl)}]



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

interrupt-response timing

The following table defines the timing parameters for the INT signals.

timing parameters for $\overline{INT3}$ - $\overline{INT0}$ [Q = t_{c(H)}] (see Figure 21)

		320C30-40		320C30-50		
	MIN	MAX	MIN	MAX	UNIT	
t _{su(INT)} Setup time, INT3-INT0 before H1 low	13		10		ns	
t _{w(INT)} Pulse duration, INT3-INT0, to assure only one interrupt seen	Q	< 2Q*	Q	< 2Q*	ns	
		t _{su(INT)} Setup time, INT3-INT0 before H1 low 13	t _{su(INT)} Setup time, INT3-INT0 before H1 low 13	Min MAX Min tsu(INT) Setup time, INT3-INT0 before H1 low 13 10	Min Max Min MAX tsu(INT) Setup time, INT3-INT0 before H1 low 13 10	

* This parameter is not production tested.

The interrupt (INT) pins are asynchronous inputs that can be asserted at any time during a clock cycle. The SMJ320C30 interrupts are level-sensitive, not edge-sensitive. Interrupts are detected on the falling edge of H1. Therefore, interrupts must be set up and held to the falling edge of H1 for proper detection. The CPU and DMA respond to detected interrupts on instruction-fetch boundaries only.

For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held to:

- A minimum of one H1 falling edge
- No more than two H1 falling edges

The SMJ320C30 can accept an interrupt from the same source every two H1 clock cycles.

If the specified timings are met, the exact sequence shown in Figure 21 occurs; otherwise, an additional delay of one clock cycle is possible.




Figure 21. Timing for INT3-INT0 Response [Q=t_{c(H)}]



interrupt-acknowledge timing

The IACK output goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction.

The following table defines the timing parameters for the IACK signal.

timing parameters for IACK (see Figure 22)

	ot		320C30-40		320C30-50	
NO.†		MIN	MAX	MIN	MAX	UNIT
63	t _{d(H1H-IACKL)} Delay time, H1 high to IACK low		9		7	ns
64	t _{d(H1H-IACKH)} Delay time, H1 high to IACK high		9		7	ns

[†] Numbers in this column match those used in Figure 22.




Figure 22. Timing for Interrupt-Acknowledge (IACK)



SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

serial-port timing parameters (see Figure 23 and Figure 24)

NO.			CLOCK	320C30-40		320C30-50			
			SOURCE	MIN	МАХ	MIN	MAX	UNIT	
65	t _{d(H1-SCK)}	Delay time, H1 high to internal CLKX/R			13		10	ns	
66	t _{c(SCK)}	Cycle time, CLKX/R	CLKX/R ext	CLKX/R ext t _{c(H)} × 2.5*		t _{c(H)} × 2.6*			
			CLKX/R int	t _{c(H)} × 2	t _{c(H)} × 2 ^{32*}	t _{c(H)} × 2	t _{c(H)} × 2 ³² ★	ns	
67	t _{w(SCK)}	Pulse duration, CLKX/R high/low	CLKX/R ext	t _{c(H)} +12*		t _{c(H)} +10*		20	
			CLKX/R int	[t _{c(SCK)} /2]-15	[t _{c(SCK)} /2]+5	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	ns	
68	t _{r(SCK)}	Rise time, CLł	(X/R		7*		6*	ns	
69	t _{f(SCK)}	Fall time, CLK	X/R		7*		6*		
	t _{d(DX)}	Delay time, CLKX to DX valid	CLKX ext		30		24		
70			CLKX int		17		16	ns	
71	t _{su(DR)}	Setup time,	CLKR ext	9		9		ns	
		DR before CLKR low	CLKR int	21		17			
70	t _{h(DR)}	Hold time, DR from	CLKR ext	9		7			
72		CLKR low	CLKR int	0		0		ns	
	t _{d(FSX)}	Delay time, CLKX to internal FSX high/low	CLKX ext		27		22	ns	
73			CLKX int		15		15		
	t _{su(FSR)}	Setup time, FSR before CLKR low	CLKR ext	9		7			
74			CLKR int	9		7		ns	
75	t _{h(FS)}	Hold time, FSX/R input from CLKX/R low	CLKX/R ext	9		7		ns	
15			CLKX/R int	0		0		115	
70	t _{su(FSX)}	Setup time, external FSX	CLKX ext	-[t _{c(H)} - 8]	[t _{c(SCK)} /2]-10*	-[t _{c(H)} - 8]	[t _{c(SCK)} /2]-10*		
76		t _{su} (FSX)) before CLKX high	CLKX int	-[t _{c(H)} -21]	t _{c(SCK)} /2*	-[t _{c(H)} -21]	t _{c(SCK)} /2*	ns
77	^t d(CH-DX)∨	Delay time, CLKX to first DX bit, FSX	CLKX ext		30	24		ns	
		precedes CLKX high	CLKX int		18			113	
78	t _{d(FSX-DX)V}	Delay time, FSX to first DX bit, CLKX precedes FSX			30		24	ns	
79	t _{dDXZ}	Delay time, CLKX high to DX high impedance following last data bit			17*		14*	ns	

* This parameter is not production tested.



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

serial-port timing parameters (continued)

Unless otherwise indicated, the data-rate timings shown in Figure 23 and Figure 24 are valid for all serial-port modes, including handshake. See serial-port timing parameter tables.

Timing diagrams shown in Figure 23 and Figure 24 show operations with the serial port global-control register bits CLKXP = CLKRP = FSXP = FSRP = 0.

Timing diagrams shown in Figure 23 and Figure 24 depend upon the length of the serial-port word, n, where n = 8, 16, 24, or 32 bits, respectively.





Figure 23. Serial-Port Timing for Fixed-Data-Rate Mode



NOTE A: Timings not expressly specified for variable-data-rate mode are the same as those for fixed-data-rate mode.

Figure 24. Serial-Port Timing for Variable-Data-Rate Mode

SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

HOLD timing

HOLD is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 25 occurs; otherwise, an additional delay of one clock cycle is possible.

The "timing parameters for HOLD/HOLDA" table defines the timing parameters for the HOLD and HOLDA signals.

The NOHOLD bit of the primary bus control register overrides the HOLD signal. When this bit is set, the device comes out of hold and prevents future hold cycles.

Asserting HOLD prevents the processor from accessing the primary bus. Program execution continues until a read from or a write to the primary bus is requested. In certain circumstances, the first write is pending, allowing the processor to continue until a second write is encountered.

NO.†			320C30-40		320C30-50		
			MIN	MAX	MIN	MAX	UNIT
80	t _{su(HOLD)}	Setup time, HOLD before H1 low	13		10		ns
81	t _{v(HOLDA)}	Valid time, HOLDA after H1 low	0*	9	0*	7	ns
82	t _{w(HOLD)}	Pulse duration, HOLD low	2t _{c(H)}		2t _{c(H)}		ns
83	t _{w(HOLDA)}	Pulse duration, HOLDA low	t _{c(H)} -5*		t _{c(H)} −5*		ns
84	t _{d(H1L-SH)} H	Delay time, H1 low to STRB high for a HOLD	0*	9*	0*	7*	ns
85	t _{dis(H1L-S)}	Disable time, H1 low to STRB high impedance	0*	9*	0*	8*	ns
86	t _{en(H1L-S)}	Enable time, H1 low to STRB active	0*	9*	0*	7*	ns
87	t _{dis(H1L-RW)}	Disable time, H1 low to R/W high impedance	0*	9*	0*	8*	ns
88	t _{en(H1L-RW)}	Enable time, H1 low to R/W active	0*	9*	0*	7*	ns
89	t _{dis(H1L-A)}	Disable time, H1 low to address high impedance	0*	9*	0*	8*	ns
90	t _{en(H1L-A)}	Enable time, H1 low to address valid	0*	13*	0*	12*	ns
91	t _{dis(H1H-D)}	Disable time, H1 high to data high impedance	0*	12*	0*	8*	ns


HOLD/HOLDA timing (see Figure 25)

[†] Numbers in this column are used in Figure 25.

* This parameter is not production tested.



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004



HOLD/HOLDA timing (continued)

NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low through one H1 cycle after HOLD returns to high.

Figure 25. Timing for HOLD/HOLDA



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

general-purpose I/O timing

Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The contents of the internal-control registers associated with each peripheral define the modes for these pins.

peripheral pin I/O timing

The following table defines peripheral pin general-purpose I/O timing parameters.

timing parameters for peripheral pin general-purpose I/O (see Note 11 and Figure 26)

NO.†				320C30-40		320C30-50	
			MIN	MAX	MIN	MAX	UNIT
92	t _{su(GPIOH1L)}	Setup time, general-purpose input before H1 low	10*		9*		ns
93	t _{h(GPIOH1L)}	Hold time, general-purpose input after H1 low	0*		0*		ns
94	t _{d(GPIOH1H)}	Delay time, general-purpose output after H1 high		13*		10*	ns

[†] Numbers in this column are used in Figure 26.

* This parameter is not production tested.

NOTE 11: Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.




Figure 26. Timing for Peripheral Pin General-Purpose I/O



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

changing the peripheral pin I/O modes

The following tables show the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and the reverse.

timing parameters for peripheral pin changing from general-purpose output to input mode (see Note 12 and Figure 27)

NO T			320C3	80-40	320C3		
NO.†			MIN	MAX	MIN	MAX	UNIT
95	t _{h(H1H)}	Hold time after H1 high		13		10	ns
96	t _{su(GPIOH1L)}	Setup time, peripheral pin before H1 low	9		9		ns
97	t _{h(GPIOH1L)}	Hold time, peripheral pin after H1 low	0		0		ns

[†] Numbers in this column are used in Figure 27.

NOTE 12: Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.




Figure 27. Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

timing parameters for peripheral pin changing from general-purpose input to output mode (see Figure 28)

			320C3	80-40	320C3	30-50	
NO.			MIN	MAX	MIN	MAX	UNIT
98	t _{d(GPIOH1H)}	Delay time, H1 high to peripheral pin switching from input to output		13		10	ns




Figure 28. Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode



timer pin (TCLK0 and TCLK1) timing

Valid logic-level periods and polarity are specified by the contents of the internal control registers.

The following table defines the timing parameters for the timer pin.


timing parameters for timer pin (TCLK0 and TCLK1) (see Figure 29)

NO.				320C30	-40 [‡]	320C30			
NO.				MIN	MAX	MIN	MAX	UNIT	
99	t _{su(TCLK-H1L)}	Setup time, TCLK ext before H1 low	TCLK ext	10		8		ns	
100	t _{h(TCLK-H1L)}	Hold time, TCLK ext after H1 low	TCLK ext	0		0		ns	
101	t _{d(TCLK-H1H)}	Delay time, H1 high to TCLK int valid	TCLK int		9		9	ns	
102		Cycle time,	TCLK ext	$t_{c(H)} \times 2.6^*$		$t_{c(H)} \times 2.6^*$		ns	
	t _{c(TCLK)}	(TCLK) TCLK		$t_{c(H)} \times 2$	$t_{c(H)} \times 2^{32*}$	$t_{c(H)} \times 2$	$t_{c(H)} \times 2^{32*}$	ns	
103	+	Pulse duration,		t _{c(H)} + 12*		t _{c(H)} + 10*		ns	
	t _{w(TCLK)}	TCLK high/low	TCLK int	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	ns	

[†] Numbers in this column are used in Figure 29.

[‡] Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.

* This parameter is not production tested.



NOTE A: Period and polarity of valid logic level are specified by contents of internal control registers.

Figure 29. Timing for Timer Pin



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

SHZ pin timing


The following table defines the timing parameter for the \overline{SHZ} pin.

timing parameters for SHZ pin (see Figure 30)

NO.†			C30-40 C30-50	UNIT
		MIN	MAX	
104	t _{dis(SHZ)} Disable time, SHZ low to all O, I/O high impedance	0*	3P + 15*	ns
105	t _{en(SHZ)} Enable time, SHZ high to all O, I/O active	0*	2P*	ns

[†] Numbers in this column are used in Figure 30.

* This parameter is not production tested.




NOTE A: Enabling SHZ destroys SMJ320C30 register and memory contents. Assert SHZ and reset the SMJ320C30 to restore it to a known condition.

Figure 30. Timing for SHZ



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004



SMJ320C30 part order information








SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

HFG (S-CQFP-F196)

MECHANICAL DATA CERAMIC QUAD FLATPACK WITH TIE BAR



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Ceramic quad flatpack with flat leads brazed to nonconductive tie-bar carrier
- D. This package can be hermetically sealed with a metal lid.
- E. The terminals will be gold plated.
- F. Falls within JEDEC MO-113 AB


The above data applies to the SMJ320C30 196-pin QFP.



SOURCED FROM: SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004

MECHANICAL DATA (CONTINUED)

CERAMIC PIN GRID ARRAY PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

GA-GB (S-CPGA-P15 X 15)

- B. This drawing is subject to change without notice.
- C. Index mark may appear on top or bottom depending on package vendor.
- D. Pins are located within 0.010 (0,25) diameter of true position relative to each other at maximum material condition and within 0.030 (0,76) diameter relative to the edges of the ceramic.
- E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
- F. The pins can be gold plated or solder dipped.
- G. Falls within MIL-STD-1835 CMGA7-PN and CMGA19-PN and JEDEC MO-067AG and MO-066AG, respectively

Thermal Resistance Characteristics

PARAMETER	°C/W
$R_{\theta JA}$	26.6
$R_{\theta JC}$	1.1

The above data applies to the SMJ320C30 181-pin PGA.





20-Jul-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9052604MUA	LIFEBUY	CFP	HFG	196	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052604MU A SMJ320C30HFGM4	
										0	
5962-9052604MXA	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052604MX	
										A SMJ320C30GBM40	
5962-9052605MUA	LIFEBUY	CFP	HFG	196	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052605MU	
										A SMJ320C30HFGM5	
										0	
5962-9052605MXA	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052605MX	
										A	
				101		T DD	0 11 71		FF 1 105	SMJ320C30GBM50	
5962-9052605QXC	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052605QX C	
										SMJ320C30GBM50	
SM320C30GBM40	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SM320C30GBM40	
SM320C30GBM50	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SM320C30GBM50	
SM320C30HFGM40	LIFEBUY	CFP	HFG	196	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SM320C30HFGM40	
SMJ320C30GBM40	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052604MX	
										A SMJ320C30GBM40	
SMJ320C30GBM50	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052605MX	
SIN03200300DIN030		CI OA	GD	101		TDD	Cail II	N/AIOIT Kg Type	-55 10 125	A	
										SMJ320C30GBM50	
SMJ320C30GBW40	LIFEBUY	CPGA	GB	181	1	TBD	Call TI	Call TI			
SMJ320C30HFGM40	LIFEBUY	CFP	HFG	196	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052604MU	
										A SMJ320C30HFGM4	
										0	
SMJ320C30HFGM50	LIFEBUY	CFP	HFG	196	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9052605MU	
										A	
										SMJ320C30HFGM5 0	



www.ti.com

20-Jul-2017

⁽¹⁾ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SM320C30, SMJ320C30 :

• Catalog: TMS320C30, TMS320C30

Military: SMJ320C30

NOTE: Qualified Version Definitions:




www.ti.com

20-Jul-2017

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

HFG (S-CQFP-F196)

CERAMIC QUAD FLATPACK WITH NCTB



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.
- D. This package is hermetically sealed with a metal lid.
- E. The leads are gold plated and can be solderdipped.
- F. Leads not shown for clarity purposes.
- G. Falls within JEDEC MO-113AB



MECHANICAL DATA

MCPG014A - FEBRUARY 1996 - REVISED JANUARY 2002

CERAMIC PIN GRID ARRAY



NOTES: A. All linear dimensions are in inches (millimeters).

GB (S-CPGA-P181)

- B. This drawing is subject to change without notice.
- C. Index mark can appear on top or bottom, depending on package vendor.
- D. Pins are located within 0.010 (0,25) diameter of true position relative to each other at maximum material condition and within 0.030 (0,76) diameter relative to the edge of the ceramic.
- E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
- F. The pins can be gold-plated or solder-dipped.
- G. Falls within MIL-STD-1835 CMGA7-PN



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated