
- TTL-Compatible Inputs
- CCD-Compatible Outputs
- Full-Frame Operation
- Frame-Transfer Operation
- Solid-State Reliability
- Adjustable Clock Levels

description

The SN28846 serial driver is a monolithic CMOS integrated circuit designed to drive the serial-register gate (SRGn) and transfer-gate (TRG) inputs of the Texas Instruments (TITM) virtual-phase CCD image sensors. The SN28846 interfaces a user-defined timing generator to the CCD image



DW PACKAGE

NC - No internal connection

sensor; it receives TTL signals from the timing generator and outputs level-shifted signals to the image sensor. The SN28846 contains three noninverting serial-gate drivers and one noninverting transfer-gate driver.

The voltage levels on SRG1OUT, SRG2OUT, SRG3OUT, and TRGOUT are controlled by the levels on V_{SS} and V_{CC} . The propagation delays for these outputs are controlled by SEL0 and SEL1. The \overline{PD} , SRG1IN, SRG2IN, SRG3IN, and TRGIN are TTL compatible.

A high level on \overline{PD} allows the SN28846 to operate normally with the level-shifted outputs following the inputs. When \overline{PD} is low, the device is in a low power-consumption mode and all outputs are at V_{CC} .

The SN28846 is available in a 20-pin surface-mount package and is characterized for operation from –20°C to 45°C.




This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, precautions should be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in

conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive* (ESDS) Devices and Assemblies available from Texas Instruments.

TI is a trademark of Texas Instruments Incorporated.



logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Terminal Functions

TERMINAL		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
GND	2		Ground	
NC‡	8		No connect	
NC‡	18		No connect	
PD	3	I	Power down	
SEL0	19	I	Propagation delay mode select	
SEL1	11	I	Propagation delay mode select	
SEL0OUT	1	0	Test pin (factory use only)	
SEL1OUT	9	0	Test pin (factory use only)	
SRG1IN	6	I	Serial-register gate 1 in	
SRG2IN	5	I	Serial-register gate 2 in	
SRG3IN	4	1	Serial-register gate 3 in	
SRG10UT	14	0	Serial-register gate 1 out	
SRG2OUT	15	0	Serial-register gate 2 out	
SRG3OUT	16	0	Serial-register gate 3 out	
TRGIN	7	1	Transfer gate in	
TRGOUT	13	0	Transfer gate out	
v _{cc} ‡	12	I	Positive supply voltage	
v _{cc} ‡	17	I	Positive supply voltage	
V _{SS} ‡	10	I	Negative supply voltage	
V _{SS} [‡]	20	I	Negative supply voltage	

[‡] All terminals of the same name should be connected together externally.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Positive supply voltage, V _{CC} (see Note 1)
Negative supply voltage, V _{SS} (see Note 2)
Input voltage range: SEL0 and SEL1 V _{SS} to V _{CC}
Other inputs
Continuous total power dissipation at (or below) T _A ≤ 25°C: Unmounted device (see Figure 1) 825 mW
Mounted device (see Figure 1) 1150 mW
Operating free-air temperature range, T _A –20°C to 45°C
Storage temperature range, T _{STG} – 55°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.




Figure 1

NOTE A: The mounted-device derating curve of Figure 1 is obtained under the following conditions:

The board is 50 mm by 50 mm by 1.6 mm thick.

The board material is glass epoxy.

The copper thickness of all the etch runs is 35 microns.

Etch run dimensions – All 20 etch runs are 0.4 mm by 22 mm.

Each chip is soldered to the board.

An aluminum cooling fin 10 mm by 10 mm by 1 mm thick is coupled to the chip with thermal paste.



NOTES: 1. All voltage values are with respect to the GND terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Positive supply voltage, V _{CC}		0	1.5	3	V
Negative supply voltage, V _{SS} (see Note 2)		-11.1	-10.4	-9.7	V
	SRG1IN, SRG2IN, SRG3IN, TRGIN	2	5		V
High-level input voltage, V _{IH}	SEL0, SEL1		Vcc		
	PD	4	5		
	SRG1IN, SRG2IN, SRG3IN, TRGIN		0	0.8	
Low-level input voltage, V _{IL}	SEL0, SEL1		Vss		V
	PD		0	0.4	
Canacitanas laad	SRG1OUT, SRG2OUT, SRG3OUT			200	nE.
Capacitance load	TRGOUT			350	pF
Operating free-air temperature, TA		-20		45	°C

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
Vari	High-level output voltage	SRG1OUT, SRG2OUT, SRG3OUT	$f = 4.8 \text{ MHz}, \qquad t_W = 70 \text{ ns},$ See Figure 2	V _{CC} -0.5	V _{CC} +0.5	V
VOH		TRGOUT	$f = 3.6 \text{ MHz}, \qquad t_W = 140 \text{ ns},$ See Figure 2	1,00 0.0		
Voi	Low-level output voltage	SRG1OUT, SRG2OUT, SRG3OUT	$f = 4.8 \text{ MHz}, \qquad t_W = 70 \text{ ns},$ See Figure 2	V _{SS} -0.8	V0.9	V
VOL		TRGOUT	$f = 3.6 \text{ MHz}, \qquad t_W = 140 \text{ ns},$ See Figure 2	VSS-0.6	VSS+0.8	V
V _{N(PP)}	Peak-to-peak output noise voltage	SRG1OUT, SRG2OUT, SRG3OUT	See Figure 2		300	mV
ΊΗ	High-level input current	SRG1IN, SRG2IN, SRG3IN, TRGIN, SEL0, SEL1	V _I = 5.5 V		50	μА
I _{IL}	Low-level input current		V _I = 0		± 10	μΑ
	Ownerbasement		No load, PD at 0 V, TA = 25°C		-0.5	A
Iss	Supply current		See Note 3	-25		mA
f _{max}	Maximum frequency of oscillation	SRG1OUT, SRG2OUT, SRG3OUT	C _L = 200 pF	10		MHz
	OI OSCIIIAUOII	TRGOUT	$C_L = 350 \text{ pF}$	1		

NOTE 3: SRG1OUT, SRG2OUT, and SRG3OUT are loaded with 80-pF capacitive loads; TRGOUT is loaded with a 180-pF load. The SN28846 driver is clocked by the SN28835 timer. SEL0 and SEL1 are both held at -11.1 V.



switching characteristics for SRG1OUT, SRG2OUT, and SRG3OUT, V_{CC} = 2.3 V, V_{SS} = -10.3 V, V_{A} = 25°C (unless otherwise noted) (see Figure 2)[†]

	PARAMETER	SELECT MODE‡	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
	Propagation delay time,	0		f = 4.8 MHz		28			
4		1	t _w = 70 ns,			36		ns	
^t PLH	low-to-high-level output	2	t _W = 70 113,			42			
		3				48			
		0				25			
t	Propagation delay time,	1	t _w = 70 ns,	f = 4.8 MHz		24		ns	
^t PHL	high-to-low-level output	2	$t_{W} = 70 \text{ ns},$			23			
		3				23			
Δt_{PLH}	(see Note 4)		T _A = -20°C to 55°C				±5		
Δt_{PHL}	(see Note 4)	Any					±5	ns	
	Skew time (see Note 5)	Any	1A = -20 C 10 S	55 C			5	115	
^t sk(o)	Skew time (see Note 3)						5		
		0			63	68	73		
	Pulse duration	1	$t_W = 70 \text{ ns}, f = 4.8 \text{ MHz}$	54	59	64	ns		
t _W		2		47	52	57			
		3			40	45	50		
$ t_{W(n)} - t_{W(m)} $	Pulse duration differential (see Note 6)	Any	t _W = 70 ns,	f = 4.8 MHz			5	ns	
t _r	Rise time	Any	t - 70 pg	f = 4.8 MHz	10	14	18	no	
t _f	Fall time	Any	$t_W = 70 \text{ ns},$	1 = 4.0 IVITZ	6	10	13	ns	

[†] The load is a Texas Instruments CCD image sensor.

[‡] The select mode is determined by the voltage levels applied to the SEL1 and SEL0 inputs as follows:

SELECT MODE	SEL1	SEL0
0	Vss	Vss
1	Vss	Vcc
2	VCC	Vss
3	VCC	Vcc

NOTES: 4. For a given channel, Δtp_{LH} and Δtp_{HL} are the changes in tp_{LH} and tp_{HL}, respectively, when the device is operated over the temperature range –20°C to 55°C rather than at 25°C.

- 5. This is the maximum absolute difference in propagation delay time, either tpLH or tpHL, through the three channels at any given temperature within the specified range.
- 6. This is the maximum difference in the pulse duration through the three channels.



switching characteristics for TRGOUT, V_{CC} = 2.3 V, V_{SS} = -10.3 V, T_A = 25°C (unless otherwise noted) (see Figure 2)[†]

PARAMETER		SELECT MODE‡	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
	Propagation delay time,	0			24				
.		1	t _w = 140 ns. f = 3.6 MHz		33				
^t PLH	low-to-high-level output	2	$t_W = 140 \text{ ns}, f = 3.6 \text{ MHz}$		39		ns		
	ļ	3			47				
	Propagation delay time, high-to-low-level output	0			24				
1.		1	440		23		ns		
^t PHL		2	$t_W = 140 \text{ ns}, f = 3.6 \text{ MHz}$		22				
		3			22				
Δt_{PLH}	(see Note 7)	A == .	T. 2000 to 5500			20			
Δt_{PHL}	(see Note 7)	Any	$T_A = -20$ °C to 55°C			20	ns		
t _W	Pulse duration			100	140	180			
t _r	Rise time	Any	$t_W = 140 \text{ ns}, \qquad f = 3.6 \text{ MHz}$		17		ns		
t _f	Fall time				10				

[†] The load is a Texas Instruments CCD image sensor.

[‡] The select mode is determined by the voltage levels applied to SEL1 and SEL0 as follows:

SELECT MODE	SEL1	SEL0
0	V_{SS}	V_{SS}
1	V_{SS}	VCC
2	VCC	V_{SS}
3	VCC	VCC

NOTE 7: Δt_{PLH} and Δt_{PHL} are the changes in t_{PLH} and t_{PHL} , respectively, when the device is operated over the temperature range -20° C to 55° C rather than at 25° C.

PARAMETER MEASUREMENT INFORMATION SRG1IN, SRG2IN, 50% 50% SRG3IN, or TRGIN 90% SRG10UT, SRG20UT, SRG3OUT, or TRGOUT 10% **tPHL** ^tPLH **PROPAGATION DELAYS** 100% - 2 V 90% SRG10UT, SRG20UT, SRG3OUT, or TRGOUT 10% 0% + 2 V **PULSE DURATION AND RISE AND FALL TIMES** V_{CC} + 0.5 V VCC SRG1OUT, SRG2OUT, V_{CC} - 0.5 V or SRG3OUT SRG1OUT, SRG2OUT, VSS + 0.8 V or SRG3OUT V_{SS} + 0.15 V ٧ss $V_{SS} - 0.15 V$ $V_{SS} - 0.6 V$ (typical) V_{CC} + 0.5 V VCC SRG1OUT, SRG2OUT, V_{CC} - 0.5 V or SRG3OUT SRG1OUT, SRG2OUT, V_{SS} + 0.8 V or SRG3OUT $V_{SS} + 0.15 V$ V_{SS} $V_{SS} - 0.15 V$ VSS - 0.6 V (worst case) TYPICAL AND WORST-CASE OUTPUT NOISE 51 Ω From Output Under Test C_L = 80 pF (see Note A)

NOTE A: C_L Includes probe and jig capacitance.

Figure 2. Load Circuit and Voltage Waveforms




MECHANICAL DATA

DW/R-PDSO-G**

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated