

SN54ALVTH32244, SN74ALVTH32244 2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) *Widebus*™ Design for 2.5-V and 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- High Drive ($-24/24$ mA at 2.5-V V_{CC} and $-32/64$ mA at 3.3-V V_{CC})
- I_{off} and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds $V_{CC} + 0.5$ V
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- ESD Protection Exceeds JESD-22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

NOTE: For tape and reel order entry:
The GKER package is abbreviated to KR.

description

The 'ALVTH32244 devices are 32-bit buffers/line drivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

When V_{CC} is between 0 and 1.2-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2-V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH32244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALVTH32244 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN54ALVTH32244, SN74ALVTH32244
2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCES279 – SEPTEMBER 1999



terminal assignments

	1	2	3	4	5	6
A	1Y2	1Y1	1 $\overline{\text{OE}}$	2 $\overline{\text{OE}}$	1A1	1A2
B	1Y4	1Y3	GND	GND	1A3	1A4
C	2Y2	2Y1	1V CC	1V CC	2A1	2A2
D	2Y4	2Y3	GND	GND	2A3	2A4
E	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	1V CC	1V CC	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
H	4Y3	4Y4	4 $\overline{\text{OE}}$	3 $\overline{\text{OE}}$	4A4	4A3
J	5Y2	5Y1	5 $\overline{\text{OE}}$	6 $\overline{\text{OE}}$	5A1	5A2
K	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	2V CC	2V CC	6A1	6A2
M	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
P	7Y4	7Y3	2V CC	2V CC	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
T	8Y3	8Y4	8 $\overline{\text{OE}}$	7 $\overline{\text{OE}}$	8A4	8A3

logic diagram (positive logic)



NOTE A: $1V_{CC}$ is associated with these channels.


SN54ALVTH32244, SN74ALVTH32244

2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999

logic diagram (positive logic)



NOTE A: $2V_{CC}$ is associated with these channels.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54ALVTH32244	96 mA
SN74ALVTH32244	128 mA
Current into any output in the high state, I_O (see Note 2): SN54ALVTH32244	48 mA
SN74ALVTH32244	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3)	40°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The package thermal impedance is calculated in accordance with JESD 51.

SN54ALVTH32244, SN74ALVTH32244
2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999

recommended operating conditions, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (see Note 4)

			SN54ALVTH32244		SN74ALVTH32244		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		2.3	2.7	2.3	2.7	V
V_{IH}	High-level input voltage		1.7		1.7		V
V_{IL}	Low-level input voltage			0.7		0.7	V
V_I	Input voltage		0	5.5	0	5.5	V
I_{OH}	High-level output current			–6		–8	mA
I_{OL}	Low-level output current			6		8	mA
	Low-level output current; current duty cycle $\leq 50\%$; $f \geq 1\text{ kHz}$			18		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		$\mu\text{s/V}$
T_A	Operating free-air temperature		–55	125	–40	85	$^{\circ}\text{C}$

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

recommended operating conditions, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (see Note 4)

			SN54ALVTH32244		SN74ALVTH32244		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		3	3.6	3	3.6	V
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8	V
V_I	Input voltage		0	5.5	0	5.5	V
I_{OH}	High-level output current			–24		–32	mA
I_{OL}	Low-level output current			24		32	mA
	Low-level output current; current duty cycle $\leq 50\%$; $f \geq 1\text{ kHz}$			48		64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		$\mu\text{s/V}$
T_A	Operating free-air temperature		–55	125	–40	85	$^{\circ}\text{C}$

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54ALVTH32244, SN74ALVTH32244

2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999

**electrical characteristics over recommended operating free-air temperature range,
V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54ALVTH32244		SN74ALVTH32244		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V _{IK}		V _{CC} = 2.3 V, I _I = -18 mA		-1.2		-1.2		V	
V _{OH}		V _{CC} = 2.3 V to 2.7 V, I _{OH} = -100 μA		V _{CC} -0.2		V _{CC} -0.2		V	
		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.8					
			I _{OH} = -8 mA			1.8			
V _{OL}		V _{CC} = 2.3 V to 2.7 V, I _{OL} = 100 μA		0.2		0.2		V	
		V _{CC} = 2.3 V	I _{OL} = 6 mA	0.4					
			I _{OL} = 8 mA			0.4			
			I _{OL} = 18 mA	0.5					
			I _{OL} = 24 mA			0.5			
I _I	Control inputs	V _{CC} = 2.7 V, V _I = V _{CC} or GND		±1		±1		μA	
		V _{CC} = 0 or 2.7 V, V _I = 5.5 V		10		10			
	Data inputs	V _{CC} = 2.7 V	V _I = V _{CC}		1		1		
			V _I = 0		-5		-5		
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100		μA	
I _{BHL} ‡		V _{CC} = 2.3 V, V _I = 0.7 V		115		115		μA	
I _{BHH} §		V _{CC} = 2.3 V, V _I = 1.7 V		-10		-10		μA	
I _{BHLO} ¶		V _{CC} = 2.7 V, V _I = 0 to V _{CC}		300		300		μA	
I _{BHHO} #		V _{CC} = 2.7 V, V _I = 0 to V _{CC}		-300		-300		μA	
I _{EX}		V _{CC} = 2.3 V, V _O = 5.5 V		125		125		μA	
I _{OZ} (PU/PD)☆		V _{CC} ≤ 1.2 V, V _O = 0.5 V to V _{CC} , V _I = GND or V _{CC} , \overline{OE} = don't care		±100		±100		μA	
I _{OZH}		V _{CC} = 2.7 V	V _O = 2.3 V, V _I = 0.7 V or 1.7 V	5		5		μA	
I _{OZL}		V _{CC} = 2.7 V	V _O = 0.5 V, V _I = 0.7 V or 1.7 V	-5		-5		μA	
I _{CC}		V _{CC} = 2.7 V, I _O = 0, V _I = V _{CC} or GND	Outputs high	0.04	0.1	0.04	0.1	mA	
			Outputs low	2.3	4.5	2.3	4.5		
			Outputs disabled	0.04	0.1	0.04	0.1		
C _i		V _{CC} = 2.5 V, V _I = 2.5 V or 0		3		3		pF	
C _O		V _{CC} = 2.5 V, V _O = 2.5 V or 0		6		6		pF	

† All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

¶ An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

|| Current into an output in the high state when V_O > V_{CC}

☆ High-impedance state during power up or power down

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ALVTH32244, SN74ALVTH32244
2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ALVTH32244			SN74ALVTH32244			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}		V _{CC} = 3 V, I _I = −18 mA	−1.2			−1.2			V	
V _{OH}		V _{CC} = 3 V to 3.6 V, I _{OH} = −100 μA	V _{CC} −0.2			V _{CC} −0.2			V	
		V _{CC} = 3 V	I _{OH} = −24 mA			2				
			I _{OH} = −32 mA			2				
V _{OL}		V _{CC} = 3 V to 3.6 V, I _{OL} = 100 μA	0.2			0.2			V	
		V _{CC} = 3 V	I _{OL} = 16 mA			0.4				
			I _{OL} = 24 mA			0.5				
			I _{OL} = 32 mA			0.5				
			I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA			0.55				
I _I	Control inputs	V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1			±1			μA	
		V _{CC} = 0 or 3.6 V, V _I = 5.5 V	10			10				
	Data inputs	V _{CC} = 3.6 V	V _I = 5.5 V	20			20			
			V _I = V _{CC}	1			1			
			V _I = 0	−5			−5			
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100			μA	
I _{BHL} ‡		V _{CC} = 3 V, V _I = 0.8 V	75			75			μA	
I _{BHH} §		V _{CC} = 3 V, V _I = 2 V	−75			−75			μA	
I _{BHLO} ¶		V _{CC} = 3.6 V, V _I = 0 to V _{CC}	500			500			μA	
I _{BHHO} #		V _{CC} = 3.6 V, V _I = 0 to V _{CC}	−500			−500			μA	
I _{EX}		V _{CC} = 3 V, V _O = 5.5 V	125			125			μA	
I _{OZ(PU/PD)} ★		V _{CC} ≤ 1.2 V, V _O = 0.5 V to V _{CC} , V _I = GND or V _{CC} , $\overline{\text{OE}}$ = don't care	±100			±100			μA	
I _{OZH}		V _{CC} = 3.6 V, V _O = 3 V, V _I = 0.8 V or 2 V	5			5			μA	
I _{OZL}		V _{CC} = 3.6 V, V _O = 0.5 V, V _I = 0.8 V or 2 V	−5			−5			μA	
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high		0.07	0.1	0.07	0.1	mA	
			Outputs low		3.2	5	3.2	5		
			Outputs disabled		0.07	0.1	0.07	0.1		
ΔI _{CC} □		V _{CC} = 3 V to 3.6 V, One input at V _{CC} − 0.6 V, Other inputs at V _{CC} or GND	0.4			0.4			mA	
C _i		V _{CC} = 3.3 V,	3			3			pF	
C _o		V _{CC} = 3.3 V,	6			6			pF	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

¶ An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

|| Current into an output in the high state when $V_O > V_{CC}$

☆ High-impedance state during power up or power down

□ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ALVTH32244, SN74ALVTH32244
2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999

switching characteristics over recommended operating free-air temperature range, $C_L = 30$ pF, $V_{CC} = 2.5$ V \pm 0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH32244		SN74ALVTH32244		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	1	3.1	1	3	ns
t_{PHL}			1	3.6	1	3.5	
t_{PZH}	\overline{OE}	Y	1.1	6	1.1	5.9	ns
t_{PZL}			1.1	4.8	1.1	4.7	
t_{PHZ}	\overline{OE}	Y	1.5	4.5	1.5	4.4	ns
t_{PLZ}			1	3.5	1	3.4	

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF, $V_{CC} = 3.3$ V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH32244		SN74ALVTH32244		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	1	2.6	1	2.4	ns
t_{PHL}			1	2.6	1	2.5	
t_{PZH}	\overline{OE}	Y	1	3.9	1	3.8	ns
t_{PZL}			1	3	1	2.9	
t_{PHZ}	\overline{OE}	Y	1.5	4.3	1.5	4.2	ns
t_{PLZ}			1.5	3.7	1.5	3.6	


PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$$




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SN54ALVTH32244, SN74ALVTH32244


2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCES279 – SEPTEMBER 1999


PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$$




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar BGA™ configuration
 - D. Falls within JEDEC MO-205 variation CC.
 - E. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.

MicroStar BGA is a trademark of Texas Instruments.

ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar BGA™ configuration
 - D. Falls within JEDEC MO-205 variation CC.
 - E. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).

MicroStar BGA is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated