SGBS311A – FEBRUARY 1997 – REVISED JULY 2002

<ul> <li>Low Output Skew for Clock-Distribution and Clock-Generation Applications</li> </ul>		D PACKAG TOP VIEW)	
<ul> <li>Operates at 3.3-V V<sub>CC</sub></li> </ul>	L	υ	L
<ul> <li>Distributes One Clock Input to 12 Outputs</li> </ul>			
Two Select Inputs Configure Up to Nine			
Outputs to Operate at One-Half or Double			
the Input Frequency	FBIN 4 AGND 5		AV <sub>CC</sub>
<ul> <li>No External RC Network Required</li> </ul>			] TEST
<ul> <li>External Feedback Pin (FBIN) Is Used to</li> </ul>	SELU [] 7		
Synchronize the Outputs to the Clock Input			
<ul> <li>Application for Synchronous DRAM,</li> </ul>			4Y3
High-Speed Microprocessor	1Y1 1		GND
<ul> <li>TTL-Compatible Inputs and Outputs</li> </ul>			∫v <sub>cc</sub>
• Outputs Drive Parallel 50- $\Omega$ Terminated	GND [ 1		] 4Y2
Transmission Lines	1Y2 🛛 1		] GND
			]∨ <sub>cc</sub>
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation</li> </ul>	GND [] 1		4Y1
	1Y3 🛛 1		GND
<ul> <li>Distributed V<sub>CC</sub> and Ground Pins Reduce</li> <li>Switching Naise</li> </ul>		17 40	GND
Switching Noise	GND [] 1		V <sub>CC</sub>
<ul> <li>Packaged in 56-Pin Ceramic Flat Package</li> </ul>			] 3Y3
description	2Y1 []2		
	V <sub>CC</sub> []2 GND []2	∠ı 30 22 35	] V <sub>CC</sub> ] 3Y2
The SN54CDC586 is a high-performance,	2Y2 2		] 312 ] GND
low-skew, low-jitter clock driver. It uses a			
phase-lock loop (PLL) to precisely align, in both			□ VCC ] 3Y1

frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz, or down to 25 MHz on outputs configured as half-frequency outputs. The SN54CDC586 operates at 3.3-V V<sub>CC</sub> and is designed to drive a properly terminated  $50-\Omega$  transmission line.

NC – N	o interna	al connection

31

30

29 🛛 NC

GND

GND

26

27

2Y3 [

/ccL

NC 🛿 28

The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to CLKIN. One of the 12 output clocks must be fed back to FBIN for the PLL to maintain synchronization between the CLKIN input and the outputs. The output used as the feedback pin is synchronized to the same frequency as the CLKIN input.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. Select inputs (SEL1, SEL0) configure up to nine Y outputs, in banks of three, to operate at one-half or double the CLKIN frequency, depending on which pin is fed back to FBIN (see Tables 1 and 2). All output-signal duty cycles are adjusted to 50%, independent of the duty cycle at CLKIN.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

### SN54CDC586 3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS SGBS311A – FEBRUARY 1997 – REVISED JULY 2002

### description (continued)

Output-enable ( $\overline{OE}$ ) is provided for output control. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. When  $\overline{OE}$  is low, the outputs are active.  $\overline{CLR}$  is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be used to bypass the PLL. TEST should be strapped to GND for normal operation.

Unlike many products containing PLLs, the SN54CDC586 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the SN54CDC586 requires stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, as well as following any changes to the PLL reference or feedback signals. Such changes occur upon change of the select inputs, enabling of the PLL via TEST, and upon enable of all outputs via  $\overline{OE}$ .

The SN54CDC586 is characterized for operation over the full military temperature range of -55°C to 125°C.

### detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the SN54CDC586 PLL has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the SN54CDC586 outputs. The output of the VCO is divided by two and by four to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. SEL0 and SEL1 select which of the two signals are buffered to each bank of device outputs.

One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the frequency and phase of this output match that of CLKIN. In the case in which a VCO/2 output is wired to FBIN, the VCO must operate at twice the CLKIN frequency, resulting in device outputs that operate at either the same or one-half the CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at twice or the same frequency as the CLKIN frequency.



### output configuration A

Output configuration A is valid when any output configured as a  $1 \times$  frequency output in Table 1 is fed back to FBIN. The input frequency range for CLKIN is 50 MHz to 100 MHz when using output configuration A. Outputs configured as  $1/2 \times$  outputs operate at one-half the CLKIN frequency, while outputs configured as  $1 \times$  outputs operate at the same frequency as CLKIN.

INP	UTS	OUTPUTS		
SEL1	SEL0	1/2× FREQUENCY	1× FREQUENCY	
L	L	None	All	
L	Н	1Yn	2Yn, 3Yn, 4Yn	
н	L	1Yn, 2Yn	3Yn, 4Yn	
н	Н	1Yn, 2Yn, 3Yn	4Yn	
NOTE:	n = 1, 2,	3		

Table	1.	Output	Config	juration	Α
	•••	e aip ai		,	

### output configuration B

Output configuration B is valid when any output configured as a 1× frequency output in Table 2 is fed back to FBIN. The input frequency range for CLKIN is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1× outputs operate at the CLKIN frequency, while outputs configured as 2× outputs operate at double the frequency of CLKIN.

INPUTS		OUTPUTS		
SEL1	SEL0	1× FREQUENCY	2× FREQUENCY	
L	L	All	None	
L	Н	1Yn	2Yn, 3Yn, 4Yn	
Н	L	1Yn, 2Yn	3Yn, 4Yn	
Н	Н	1Yn, 2Yn, 3Yn	4Yn	


### Table 2. Output Configuration B

NOTE: n = 1, 2, 3



### SN54CDC586 3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS SGBS311A – FEBRUARY 1997 – REVISED JULY 2002

functional block disgram





SGBS311A - FEBRUARY 1997 - REVISED JULY 2002

### **Terminal Functions**

TERM	INAL		DECODIDITION
NAME	NO.	1/0	DESCRIPTION
CLKIN	55	I	Clock input. CLKIN is the clock signal distributed by the SN54CDC586 clock-driver circuit. CLKIN provides the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
CLR	50	I	Clear. $\overline{\text{CLR}}$ resets the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative-edge triggered and should be strapped to GND or V <sub>CC</sub> for normal operation.
FBIN	4	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the 12 clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between FBIN and CLKIN.
ŌĒ	52	I	Output enable. $\overline{OE}$ is the output enable for all outputs. When $\overline{OE}$ is low, all outputs are enabled. When $\overline{OE}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{OE}$ , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL1, SEL0	7, 6	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g., $1\times$ , $1/2\times$ , or $2\times$ ). (see Tables 1 and 2).
TEST	51	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1–1Y3 2Y1–2Y3 3Y1–3Y3	10, 13, 16 20, 23, 26 32, 35, 38	0	Output ports. These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of the Y-output signals is nominally 50%, independent of the duty cycle of CLKIN.
4Y1-4Y3	42, 45, 48	ο	Output ports. 4Y1–4Y3 transmit one-half the frequency of the VCO, regardless of the state of SEL1 and SEL0. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y-output signals nominally is 50%, independent of the duty cycle of CLKIN.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high or power-off state,	
$\label{eq:VO} \begin{array}{l} V_O \mbox{ (see Note 1)} & & \\ Current into any output in the low state, I_O & \\ Input clamp current, I_{IK} \mbox{ (VI < 0)} & & \\ Output clamp current, I_{OK} \mbox{ (VO < 0)} & & \\ Storage temperature range, T_{stg} & & \\ \end{array}$	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



### recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
VCC	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
ЮН	High-level output current		-32	mA
IOL	Low-level output current		32	mA
TA	Operating free-air temperature	-55	125	°C

NOTE 2: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25	°C	UNIT	
PARAMETER		TEST CONDITIONS		MIN	MAX		
VIK	$V_{CC} = 3 V,$	lj = -18 mA			-1.2	V	
Vou	$V_{CC} = MIN \text{ to } MAX^{\dagger},$	I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0.2		V	
Vон	$V_{CC} = 3 V,$	I <sub>OH</sub> = – 32 mA		2		v	
	VCC = 3 V	I <sub>OL</sub> = 100 μA			0.2	V	
VOL	vCC = 3 v	I <sub>OL</sub> = 32 mA			0.5	v	
l.	$V_{CC} = 0$ or MAX <sup>†</sup> ,	V <sub>I</sub> = 3.6 V			±10		
łı	$V_{CC} = 3.6 V,$	$V_I = V_{CC}$ or GND			±1	μA	
IOZH	$V_{CC} = 3.6 V,$	V <sub>O</sub> = 3 V			10	μA	
IOZL	V <sub>CC</sub> = 3.6 V,	$V_{O} = 0$			-10	μA	
			Outputs high		1		
Icc	$V_{CC} = 3.6 \text{ V}, \text{ I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs low		1	mA	
			Outputs disabled		1		
Ci	$V_{I} = V_{CC}$ or GND				4	pF	
Co	$V_{O} = V_{CC} \text{ or } GND$				8	pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SGBS311A - FEBRUARY 1997 - REVISED JULY 2002

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
f	Clock frequency	VCO is operating at four times the CLKIN frequency	25	50	MHz
fclock	lock Clock nequency	VCO is operating at double the CLKIN frequency	50	100	
	Input clock duty cycle		40%	60%	
	Stabilization time <sup>†</sup>	After SEL1, SEL0		50	
		After OE↓		50	
		After power up		50	μs
		After CLKIN		50	

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30$ pF, unless otherwise noted (see Note 3 and Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
fmax			100		MHz
Duty cycle		Y	42%	58%	
<sup>t</sup> phase error <sup>‡</sup>	CLKIN↑	Y	-500	500	ps
Jitter <sub>(pk-pk)</sub> *	CLKIN↑	Y		200	ps
<sup>t</sup> sk(o) <sup>‡</sup>				0.75	ns
<sup>t</sup> sk(pr) <sup>‡*</sup>				1.1	ns
tr				1.4	ns
tf				1.4	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.


<sup>‡</sup> The propagation delay, tphase error, is dependent on the feedback path from any output to FBIN. The tphase error, tsk(o), and tsk(pr) specifications are valid only for equal loading of all outputs.


NOTE 3: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.



SGBS311A - FEBRUARY 1997 - REVISED JULY 2002

### PARAMETER MEASUREMENT INFORMATION





**VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** 

PARAMETER	IOL	ЮН	VTH	C <sub>L</sub> (typical)
<sup>t</sup> phase error	32 mA	32 mA	1.5 V	20 pF
t <sub>r</sub> , t <sub>f</sub>	16 mA	16 mA	1.5 V	20 pF

LOAD CIRCUIT

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The outputs are measured one at a time with one transition per measurement.


C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  100 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



## SN54CDC586 3.3-V PHASE-LOCK-LOOP CLOCK DRIVER

WITH 3-STATE OUPUTS SGBS311A – FEBRUARY 1997 – REVISED JULY 2002




NOTES: A. Output skew,  $t_{Sk(0)}$ , is calculated as the greater of:

- The difference between the fastest and slowest of  $t_{phase error n}$  (n = 1, 2, ... 6)
- The difference between the fastest and slowest of  $t_{phase error n}$  (n = 7, 8, 9)
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
  - The difference between the maximum and minimum t<sub>phase error n</sub> (n = 1, 2, ... 6) across multiple devices under identical operating conditions.
  - The difference between the maximum and minimum t<sub>phase error n</sub> (n = 7, 8, 9) across multiple devices under identical operating conditions.

### Figure 2. Waveforms for Calculation of tsk(o)



SGBS311A - FEBRUARY 1997 - REVISED JULY 2002



- NOTES: A. Output skew,  $t_{Sk(0)}$ , is calculated as the greater of: The difference between the fastest and slowest of  $t_{phase \ error \ n}$  (n = 10, 11, . . . 15)
  - B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
    - The difference between the maximum and minimum tphase error n (n = 10, 11, ... 15) across multiple devices under identical operating conditions.

### Figure 3. Waveforms for Calculation of tsk(o) and tsk(pr)



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated