SCLS429F - MAY 1999 - REVISED AUGUST 2003

- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Fast Switching
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


description/ordering information

These dual 4-channel CMOS analog multiplexers/demultiplexers are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV4052A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

SN54LV4052A . . . J OR W PACKAGE SN74LV4052A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



SN74LV4052A...RGY PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV4052AN	SN74LV4052AN
	QFN – RGY	Reel of 1000	SN74LV4052ARGYR	LW052A
-40°C to 85°C	SOIC - D	Tube of 40	SN74LV4052AD	LV4052A
	3010 - D	Reel of 2500	SN74LV4052ADR	LV4032A
	SOP – NS	Reel of 2000	SN74LV4052ANSR	74LV4052A
-40 C to 65 C	SSOP – DB	Reel of 2000	SN74LV4052ADBR	LW052A
		Tube of 90	SN74LV4052APW	
	TSSOP – PW	Reel of 2000	SN74LV4052APWR	LW052A
		Reel of 250	SN74LV4052APWT	
	TVSOP – DGV	Reel of 2000	SN74LV4052ADGVR	LW052A
–55°C to 125°C	CDIP – J	Tube of 25	SNJ54LV4052AJ	SNJ54LV4052AJ
-55 0 10 125 0	CFP – W	Tube of 150	SNJ54LV4052AW	SNJ54LV4052AW

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS429F - MAY 1999 - REVISED AUGUST 2003

FUNCTION TABLE

	INPUTS		ON
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Χ	Χ	None

logic diagram (positive logic)



SCLS429F - MAY 1999 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 7.0 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7.0 V
Switch I/O voltage range, V _{IO} (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)	–20 mA
I/O diode current, I_{IOK} ($V_{IO} < 0$ or $V_{IO} > V_{CC}$)	±50 mA
Switch through current, I_T ($V_{IO} = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	73°C/W
(see Note 3): DB package	82°C/W
(see Note 3): DGV package	120°C/W
(see Note 3): N package	67°C/W
(see Note 3): NS package	64°C/W
(see Note 3): PW package	108°C/W
(see Note 4): RGY package	39°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 5)

			SN54LV	/4052A	SN74L	/4052A		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2‡	5.5	2 [‡]	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V	VIH High-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		\exists	
VIH		V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		$V_{CC} \times 0.7$		\ \ \	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} ×0.7	N.	$V_{CC} \times 0.7$			
		V _{CC} = 2 V		0.5		0.5		
\ \/	Low-level input voltage, control inputs	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.3			V _{CC} ×0.3	V	
VIL		V _{CC} = 3 V to 3.6 V	5	V _{CC} ×0.3		V _{CC} ×0.3	\ \ \	
		V _{CC} = 4.5 V to 5.5 V	20	V _{CC} ×0.3		V _{CC} ×0.3		
٧ı	Control input voltage		0	5.5	0	5.5	V	
VIO	Input/output voltage		0	Vcc	0	Vcc	V	
		V _{CC} = 2.3 V to 2.7 V		200		200		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

[‡] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS429F - MAY 1999 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	,,	T,	4 = 25°C	;	SN54LV	4052A	SN74LV	4052A	UNIT
	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	_	$I_T = 2 \text{ mA},$	2.3 V		43	180		225		225	
r _{on}	On-state switch resistance	V _I = V _{CC} or GND, V _{INH} = V _{IL}	3 V		34	150		190		190	Ω
	owner redictaries	(see Figure 1)	4.5 V		25	75		100		100	
		I _T = 2 mA,			133	500		600		600	
r _{on(p)}	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		63	180		225		225	Ω
	on state resistance	VINH = VIL	4.5 V		35	100		125		125	
	Difference in	$I_T = 2 \text{ mA},$	2.3 V		1.5	30		40		40	
Δr_{on}		$V_I = V_{CC}$ to GND,	3 V		1.1	20		30		30	Ω
		VINH = VIL	4.5 V		0.7	15		20		20	
IĮ	Control input current	V _I = 5.5 V or GND	0 to 5.5 V			±0.1		±1		±1	μΑ
IS(off)	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$, or $V_I = GND$ and $V_O = V_{CC}$, $V_{INH} = V_{IH}$ (see Figure 2)	5.5 V			±0.1	Poblicy	±1		±1	μΑ
IS(on)	On-state switch leakage current	V _I = V _{CC} or GND, V _{INH} = V _{IL} (see Figure 3)	5.5 V			±0.1	Q	±1		±1	μА
ICC	Supply current	V _I = V _{CC} or GND	5.5 V					20		20	μΑ
C _{IC}	Control input capacitance	f = 10 MHz	3.3 V		2.1						pF
C _{IS}	Common terminal capacitance		3.3 V		13.1						pF
Cos	Switch terminal capacitance		3.3 V		5.6						pF
CF	Feedthrough capacitance		3.3 V		0.5						pF



SCLS429F - MAY 1999 - REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

DAE	RAMETER	FROM	то	TEST	Τμ	չ = 25°C	;	SN54LV	4052A	SN74LV	4052A	UNIT
PAR	KAWETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 15 pF, (see Figure 4)		1.9	10		16		16	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		8	18		23		23	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		8.3	18		23		23	ns
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		3.8	12	Onac	18		18	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		9.4	28	d'd	35		35	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		12.4	28		35		35	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DAE	DAMETED	FROM	то	TEST	Τμ	λ = 25°C	;	SN54LV405	52A	SN74LV4052A		UNIT
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN N	ΙΑΧ	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 15 pF, (see Figure 4)		1.2	6		10		10	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		5.7	12		15		15	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		6.6	12	Hdy.	15		15	ns
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		2.5	9	Ongo	12		12	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		6.7	20	Yd	25		25	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		9.5	20		25		25	ns

SCLS429F - MAY 1999 - REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

DAE	DAMETED	AMETER FROM TO TEST		TEST	T,	λ = 25°C	;	SN54LV405	52A	SN74LV	4052A	UNIT
FAI	KAWIETEK	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN M	IAX	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 15 pF, (see Figure 4)		0.7	4		7		7	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		4	8		10		10	ns
tPHZ tPLZ	Disable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		5	8	PAR	10		10	ns
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		1.5	6	Snac	8		8	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		4.7	14	d _d	18		18	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		6.9	14		18		18	ns


analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TE	ST	Vaa	T,	λ = 25°C	;	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDI	TIONS	VCC	MIN	TYP	MAX	UNII
_			$C_L = 50 \text{ pF},$		2.3 V		30		
Frequency response (switch on)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	e wave)	3 V		35		MHz
(* ,			(see Note 6 and		4.5 V		50		
			$C_L = 50 \text{ pF},$		2.3 V		-45		
Crosstalk (between any switches)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	e wave)	3 V		-45		dB
, , , , , , , , , , , , , , , , , , , ,			(see Note 7 and	4.5 V		-45			
			$C_L = 50 \text{ pF},$	2.3 V		20			
Crosstalk (control input to signal output)	INH	COM or Y	R_L = 600 Ω, f_{in} = 1 MHz (squ	3 V		35		mV	
(control in partic eliginal curput)			(see Figure 8)	4.5 V		65			
			$C_L = 50 \text{ pF},$		2.3 V		-45		
Feedthrough attenuation (switch off)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	e wave)	3 V		-45		dB
(cuiton cii)			(see Note 7 and		4.5 V		-45		
		Y or COM	$C_L = 50 \text{ pF},$ $R_I = 10 \text{ k}\Omega,$	V _I = 2 V _{p-p}	2.3 V		0.1		
Sine-wave distortion	COM or Y		f _{in} = 1 kHz	V _I = 2.5 V _{p-p}	3 V		0.1		%
			(sine wave) (see Figure 10)	V _I = 4 V _{p-p}	4.5 V		0.1		

NOTES: 6. Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB.

operating characteristics, T_A = 25°C

	PARAMETER	TEST COI	TYP	UNIT	
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	11.8	pF



^{7.} Adjust fin voltage to obtain 0 dBm at input.




Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output




Figure 5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G16)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.

 This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated