

DUAL PERIPHERAL DRIVER

Check for Samples: [SN65472-EP](#)


FEATURES

- Characterized for Use up to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 55 V (After Conducting 300 mA)
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages

SUPPORTS INDUSTRIAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Extended (–40°C to 125°C) Temperature Ranges ⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

**D PACKAGE
(TOP VIEW)**



(1) Custom temperature ranges available

DESCRIPTION/ORDERING INFORMATION

The SN65472 dual peripheral driver is functionally interchangeable with series SN75452B and series SN75462 peripheral drivers, but is designed for use in systems that require higher breakdown voltages than either of those series can provide at the expense of slightly slower switching speeds than series 75452B (limits are the same as series SN75462). Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN65472 is a dual peripheral NAND driver (assuming positive logic), with the output of the logic gates internally connected to the bases of the npn output transistors.

This device is characterized for operation from –40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2013, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-40°C to 125°C	SOIC – D	Tape of 75	SN65472DEP	65472	V62/13618-01XE-T
		Reel of 2500	SN65472DREP	65472	V62/13618-01XE


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

LOGIC SYMBOL



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)




**Table 1. FUNCTION TABLE
(EACH DRIVER)**

INPUTS		Y ⁽¹⁾
A	B	
L	L	H (Off state)
L	H	H (Off state)
H	L	H (Off state)
H	H	L (On state)

(1) positive logic: $Y = \overline{A}\overline{B}$ or $\overline{A} + \overline{B}$

SCHEMATIC (EACH DRIVER)



Resistor values shown are nominal.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		7	V
V _I	Input voltage		5.5	V
	Inter-emitter voltage ⁽³⁾		5.5	V
V _O	Off-state output voltage		70	V
I _O	Continuous collector or output current ⁽⁴⁾		400	mA
	Peak collector or output current (t _w ≤ 10 ms, duty cycle ≤ 50%) ⁽⁴⁾		500	mA
T _J	Absolute maximum junction temperature range	–40	150	°C
T _{stg}	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Voltage values are with respect to the network GND, unless otherwise specified.
- (3) This is the voltage between two emitters, A and B.
- (4) Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		SN65472-EP	UNITS
		D	
		8 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	115.3	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	59.7	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	56.2	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	13.5	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	55.6	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{IH}	High-level input voltage	2.1			V
V _{IL}	Low-level input voltage			0.8	V
T _A	Operating free-air temperature range	–40		85	°C
T _J	Operating virtual junction temperature	–40		125	°C

ELECTRICAL CHARACTERISTICS

These specifications apply for $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK} Input clamp voltage	$V_{CC} = 4.75\text{ V}$, $I_I = -12\text{ mA}$		-1.2	-1.5	V
I_{OH} High-level output current	$V_{CC} = 4.75\text{ V}$, $V_{IH} = 2\text{ V}$, $V_{OH} = 70\text{ V}$			270	μA
V_{OL} Low level output voltage	$V_{CC} = 4.75\text{ V}$, $V_{IL} = 0.8\text{ V}$, $I_{OL} = 100\text{ mA}$		0.25	0.4	V
	$V_{CC} = 4.75\text{ V}$, $V_{IL} = 0.8\text{ V}$, $I_{OL} = 300\text{ mA}$		0.5	0.75	
I_I Input current at maximum input voltage	$V_{CC} = 5.25\text{ V}$, $V_I = 5.5\text{ V}$			1	mA
I_{IH} High-level input current	$V_{CC} = 5.25\text{ V}$, $V_I = 2.4\text{ V}$			44	μA
I_{IL} Low-level input current	$V_{CC} = 5.25\text{ V}$, $V_I = 0.4\text{ V}$		-1	-1.6	mA
I_{CCH} Supply current, outputs high	$V_{CC} = 5.25\text{ V}$, $V_I = 5\text{ V}$		13	17	mA
I_{CCL} Supply current, outputs low	$V_{CC} = 5.25\text{ V}$, $V_I = 0$		61	76	mA

(1) All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^{\circ}\text{C}$.

SWITCHING CHARACTERISTICS

$V_{CC} = 5\text{ V}$, $T_A = 25^{\circ}\text{C}$, over operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	$I_O \approx 200\text{ mA}$, $C_L = 15\text{ pF}$, $R_L = 50\ \Omega$, see Figure 2		45	65	ns
t_{PHL} Propagation delay time, high-to-low-level output	$I_O \approx 200\text{ mA}$, $C_L = 15\text{ pF}$, $R_L = 50\ \Omega$, see Figure 2		30	50	ns
t_{TLH} Transition time, low-to-high-level output	$I_O \approx 200\text{ mA}$, $C_L = 15\text{ pF}$, $R_L = 50\ \Omega$, see Figure 2		13	25	ns
t_{THL} Transition time, high-to-low-level output	$I_O \approx 200\text{ mA}$, $C_L = 15\text{ pF}$, $R_L = 50\ \Omega$, see Figure 2		10	20	ns
V_{OH} High level output voltage after switching	$V_S = 55\text{ V}$, $I_O \approx 300\text{ mA}$, see Figure 3	$V_S - 18$			mV



- (1) See Datasheet for Absolute Maximum and minimum Recommended Operating Conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).


Figure 1. SN65472-EP Wirebond Life Derating Chart

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

Figure 2. Switching Times



NOTES: A. The pulse generator has the following characteristics: $PRR \leq 12.5 \text{ kHz}$, $Z_O \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

Figure 3. Latch-Up Test

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65472DEP	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65472	Samples
SN65472DREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65472	Samples
V62/13618-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65472	Samples
V62/13618-01XE-T	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65472	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65472DREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65472DREP	SOIC	D	8	2500	340.5	338.1	20.6




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019


NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated