SN54AC373, SN74AC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS540C - OCTOBER 1995 - REVISED SEPTEMBER 2002

- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 9.5 ns at 5 V
- 3-State Noninverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading


description/ordering information

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.

SN54AC373 . . . J OR W PACKAGE SN74AC373 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AC373 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

ORDERING INFORMATION

TA	PACKAG	ΕŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AC373N	SN74AC373N
	SOIC – DW		SN74AC373DW	AC373
–40°C to 85°C	30IC - DW	Tape and reel	SN74AC373DWR	AC373
-40 C to 65 C	SOP - NS	Tape and reel	SN74AC373NSR	AC373
	SSOP – DB	Tape and reel	SN74AC373DBR	AC373
	TSSOP – PW	Tape and reel	SN74AC373PWR	AC373
	CDIP – J	Tube	SNJ54AC373J	SNJ54AC373J
–55°C to 125°C	CFP – W	Tube	SNJ54AC373W	SNJ54AC373W
	LCCC – FK	Tube	SNJ54AC373FK	SNJ54AC373FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS540C - OCTOBER 1995 - REVISED SEPTEMBER 2002


description/ordering information (continued)

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

			SN54	AC373	SN74	AC373	LINUT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
\vee_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		3.15		V
		$V_{CC} = 5.5 \text{ V}$	3.85		3.85		
		V _{CC} = 3 V		0.9		0.9	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5V$		1.35		1.35	V
		$V_{CC} = 5.5 \text{ V}$		1.65		1.65	
٧ı	Input voltage		0	Vcc	0	Vcc	V
٧o	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 3 V		-12		-12	
lOH	High-level output current	$V_{CC} = 4.5 \text{ V}$		-24		-24	mA
		$V_{CC} = 5.5 \text{ V}$		-24		-24	
		V _{CC} = 3 V		12		12	
loL	Low-level output current	$V_{CC} = 4.5 \text{ V}$		24		24	mA
		V _{CC} = 5.5 V		24		24	1
Δt/Δν	Input transition rise or fall rate			8		8	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	1	T _A = 25°C	2	SN54	AC373	SN74/	AC373	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		3 V	2.9			2.9		2.9			
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
Vou		5.5 V	5.4			5.4		5.4		V	
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		2.46		V	
	I _{OH} = –24 mA	4.5 V	3.86			3.7		3.76			
	10H = -24 IIIA	5.5 V	4.86			4.7		4.76			
		3 V			0.1		0.1		0.1		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1		
Voi		5.5 V			0.1		0.1		0.1	V	
VOL	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V	
	lot = 24 mA	4.5 V			0.36		0.5		0.44		
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44		
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ	
C _i	V _I = V _{CC} or GND	5 V		4.5						pF	

SN54AC373, SN74AC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS540C - OCTOBER 1995 - REVISED SEPTEMBER 2002

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		T _A = 25°C SN54AC37		AC373	SN74AC373		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII	
t _W	Pulse duration, LE high		5.5		6.5		6		ns	
t _{su}	Setup time, data before LE \downarrow		5.5		6.5		6		ns	
th	Hold time, data after LE↓		1		1		1		ns	

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A =	T _A = 25°C		T _A = 25°C		T _A = 25°C SN54AC3		AC373	SN74AC373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT				
t _W	Pulse duration, LE high	4		5		4.5		ns				
t _{su}	Setup time, data before LE↓	4		5		4.5		ns				
th	Hold time, data after LE↓	1		1		1		ns				

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	то	ТО		T _A = 25°C		SN54AC373		SN74AC373		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
^t PLH	D	Q	1.5	10	13.5	1	16.5	1.5	15	ns
^t PHL	D	Q	1.5	9.5	13.0	1	16	1.5	14.5	115
^t PLH	LE	Q	1.5	10	13.5	1	16.5	1.5	15	ns
^t PHL	LL	3	1.5	9.5	12.5	1	15	1.5	14	115
^t PZH	ŌĒ	Q	1.5	9	11.5	1	14	1	13	ns
t _{PZL}	OE	ď	1.5	8.5	11.5	1	13.5	1	13	115
^t PHZ	ŌĒ	Q	1.5	10	12.5	1	16	1	14.5	nc
tPLZ	d OE	3	1.5	8	11.5	1	13	1	12.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	ТО	то	7	A = 25°	С	SN54	AC373	SN74	AC373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	D	Q	1.5	7	9.5	1	11.5	1.5	10.5	ns
^t PHL	D	l q	1.5	7	9.5	1	11.5	1.5	10.5	115
^t PLH	LE	Q	1.5	7.5	9.5	1	12	1.5	10.5	ns
^t PHL	LL	Q	1.5	7	9.5	1	11	1.5	10.5	115
^t PZH	ŌĒ	Q	1.5	7	8.5	1	10.5	1	9.5	ns
^t PZL	OE	ď	1.5	6.5	8.5	1	10	1	9.5	115
^t PHZ	ŌĒ	Q	1.5	8	11	1	13.5	1	12.5	ns
^t PLZ	OE .	γ	1.5	6.5	8.5	1	10.5	1	10	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	40	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

50% V_{CC}

VOLTAGE WAVEFORMS

Out-of-Phase

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$, $t_f \leq 2.5 \,\text{ns}$.

Waveform 2

S1 at Open

(see Note B)

D. The outputs are measured one at a time with one input transition per measurement.

۷он

 v_{OL}

50% V_CC

Figure 1. Load Circuit and Voltage Waveforms

V_{OH} - 0.3 V

50% V_{CC}

VOLTAGE WAVEFORMS

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated