SCLS526A - AUGUST 2003 - REVISED APRIL 2008


- Qualified for Automotive Applications
- ESD Protection Exceeds 1500 V Per MIL-STD-883, Method 3015; Exceeds 150 V Using Machine Model (C = 200 pF, R = 0)
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>

#### description/ordering information

This octal buffer/driver is designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHC244 is organized as two 4-bit buffers/line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

# DW OR PW PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION<sup>†</sup>

TA	PACE	(AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 1- 40500	SOIC - DW	Tape and reel	SN74AHC244QDWRQ1	AHC244Q1
-40°C to 125°C	TSSOP - PW	Tape and reel	SN74AHC244QPWRQ1	AHC244Q1

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

# FUNCTION TABLE (each 4-bit buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments




<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

## logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 2 V		2 5.5 1.5 2.1		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V	
V <sub>IH</sub> I V <sub>IL</sub> I V <sub>O</sub> Ω IOH I IOL I		V <sub>CC</sub> = 5.5 V				
VI	Input voltage		0	5.5	V	
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
lOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	^	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		V <sub>CC</sub> = 2 V		50	μΑ	
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	^	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	0.4	
Δτ/Δν	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$	20		ns/V	
TA	Operating free-air temperature		-40	125	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEGT GOLUDITIONS	.,	T,	Δ = 25°C	;			
PARAMETER	TEST CONDITIONS	v <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		
Voн		4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	V
V <sub>OL</sub>		4.5 V			0.1		0.1	
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5	
lį	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		2	10			pF
Co	$V_O = V_{CC}$ or GND	5 V		3.5				pF

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T <sub>A</sub> = 2	5°C		BAAV	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN TY	P MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	^	Y	0. 45 = 5	5	.8 8.4	1	10	
<sup>t</sup> PHL	А	Y	C <sub>L</sub> = 15 pF	5	.8 8.4	1	10	ns
<sup>t</sup> PZH	-	$\overline{OE}$ Y $C_L = 15 \text{ pF}$	0. 45 = 5	6	.6 10.6	1	12.5	
<sup>t</sup> PZL	OE		OL = 15 pF	6	.6 10.6	1	12.5	ns
<sup>t</sup> PHZ	<u>OE</u>	V	0 455		5 9.7	1	11	
tPLZ	OE	Υ	C <sub>L</sub> = 15 pF		5 9.7	1	11	ns
<sup>t</sup> PLH	^	Y	0 50 5	8	.3 11.9	1	13.5	
<sup>t</sup> PHL	А	Y	$C_L = 50 pF$	8	.3 11.9	1	13.5	ns
<sup>t</sup> PZH	ŌĒ	V	0. 50.55	9	.1 14.1	1	16	
t <sub>PZL</sub>	OE	Υ	C <sub>L</sub> = 50 pF	9	.1 14.1	1	16	ns
<sup>t</sup> PHZ	ŌĒ	Y	C 50 pF	10	.3 14	1	16	20
tPLZ	OE .	ſ	C <sub>L</sub> = 50 pF	10	.3 14	1	16	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T <sub>A</sub> :	= 25°C	;	BAINI	BAAV	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	^	Υ	0 45 -5		3.9	5.5	1	6.5	
<sup>t</sup> PHL	А	Y	C <sub>L</sub> = 15 pF		3.9	5.5	1	6.5	ns
<sup>t</sup> PZH	<u>OE</u>	V	C. 15 pF		4.7	7.3	1	8.5	20
<sup>t</sup> PZL	OE	Y	C <sub>L</sub> = 15 pF		4.7	7.3	1	8.5	ns
<sup>t</sup> PHZ	ŌĒ	V	0. 45 = 5		5	7.2	1	8.5	
<sup>t</sup> PLZ	OE	Υ	C <sub>L</sub> = 15 pF		5	7.2	1	8.5	ns
<sup>t</sup> PLH		V	0 50 5		5.4	7.5	1	8.5	
<sup>t</sup> PHL	А	Υ	C <sub>L</sub> = 50 pF		5.4	7.5	1	8.5	ns
<sup>t</sup> PZH	ŌĒ	V	0 50.5		6.2	9.3	1	10.5	
<sup>t</sup> PZL	OE	Y	Y $C_L = 50 \text{ pF}$		6.2	9.3	1	10.5	ns
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>I</sub> = 50 pF		6.7	9.2	1	10.5	ns
t <sub>PLZ</sub>	OE .	T	CL = 50 pr		6.7	9.2	1	10.5	115

# noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.5		V
V <sub>OL</sub> (V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.8	·	V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.



# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25 $^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	8.6	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74AHC244QDWRQ1	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC244Q1	Samples
SN74AHC244QPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC244Q1	Samples
SN74AHC244QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC244Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF SN74AHC244-Q1:

Catalog: SN74AHC244

● Enhanced Product: SN74AHC244-EP

• Military: SN54AHC244

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC244QDWRQ1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC244QPWRG4Q 1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC244QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 2-Oct-2019



\*All dimensions are nominal

7 iii dinionolono di o nominali							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC244QDWRQ1	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC244QPWRG4Q1	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74AHC244QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated