- Compare Two 8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- SN74ALS518 and 'ALS520 Have 20-kΩ Pullup Resistors on Q Inputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

ТҮРЕ	INPUT PULLUP RESISTOR	OUTPUT FUNCTION AND CONFIGURATION
SN74ALS518	Yes	P = Q open collector
'ALS520	Yes	P = Q totem pole
SN74ALS521‡	No	P = Q totem pole

\$ SN74ALS521 is identical to 'ALS688.

description

These identity comparators perform comparisons on two 8-bit binary or BCD words. The SN74ALS518 provides P = Q outputs, while the 'ALS520 and SN74ALS521 provide $\overline{P} = \overline{Q}$ outputs. The SN74ALS518 has an open-collector output. The SN74ALS518 and 'ALS520 feature 20-k Ω pullup resistors on the Q inputs for analog or switch data.

The SN54ALS520 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS518, SN74ALS520, and SN74ALS521 are characterized for operation from 0°C to 70°C.


SN54ALS520 J PACKAGE SN74ALS518, SN74ALS520, SN74ALS521 DW OR N PACKAGE (TOP VIEW)								
G		20	V _{CC}					
P0 [2	19	$P = Q/P = Q^{\dagger}$					
Q0 [3	18	Q7					
P1 [4	17	P7					
Q1 [5	16	Q6					
P2 [6	15	P6					
Q2 [7	14	Q5					
P3 [8	13	P5					
Q3 [9	12	Q4					
GND [10	11	P4					

SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995

 $\frac{1}{P} = Q$ for SN74ALS518

P = Q for 'ALS520 and SN74ALS521

SN54ALS520 . . . FK PACKAGE (TOP VIEW)




IN	PUTS	OUTPUTS			
DATA P, Q	ENABLE G	P=Q P=			
P = Q	L	Н	L		
P > Q	L	L	Н		
P < Q	L	L	Н		
Х	Н	L	Н		

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995

logic symbols[†]




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995


logic diagrams (positive logic)





SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995

logic diagrams (positive logic) (continued)





SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	
All other inputs \dots All other inputs \dots	
Off-state output voltage	
Operating free-air temperature range, T _A : SN74ALS518	
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74ALS518			UNIT
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VOH	High-level output voltage			5.5	V
IOL	Low-level output current			24	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	TEST CONDITIONS			SN74ALS518			
		TEST CON				MAX	UNIT		
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.5	V		
IOH		V _{CC} = 5.5 V,	V _{OH} = 5.5 V			0.1	mA		
			I _{OL} = 12 mA		0.25	0.4	v		
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.5	v		
L.	Q inputs		V _I = 5.5 V			0.1	m A		
1	All other inputs	V _{CC} = 5.5 V	V _I = 7 V	MIN 1 mA 5.5 V 2 mA 1 4 mA 1 V 1 V 1 V 1 V 1 V 1		0.1	mA		
Lu .	Q inputs	V _{CC} = 5.5 V,	VI = 2.7 V			-0.2	mA		
ΙН	All other inputs	VCC = 5.5 V,	V = 2.7 V			20	μΑ		
L.	Q inputs					-0.6	mA		
ΊIL	All other inputs	V _{CC} = 5.5 V,	$V_{I} = 0.4 V$			-0.1	ma		
ICC		V _{CC} = 5.5 V,	See Note 1		11	17	mA		

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

NOTE 1: ICC is measured with G grounded, and P and Q at 4.5 V.



SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 680 \Omega$ $T_A = MIN \text{ to}$ SN74A	o MAX†	UNIT
			MIN	MAX	
^t PLH	D er O		15	33	
^t PHL	P or Q P = Q		3	15	ns
^t PLH	G	P = Q	15	33	
^t PHL	6	F = Q	3	15	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}
Input voltage, VI: Q inputs of 'ALS520 V _{CC} + 0.5 V or 5.5 V, whichever is less
All other inputs
Operating free-air temperature range, T _A : SN54ALS520 –55°C to 125°C
SN74ALS520, SN74ALS521 0°C to 70°C
Storage temperature range

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	54ALS5	20	SN74ALS520 SN74ALS521		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995

PARAMETER		TEST CONDITIONS		SN	SN54ALS520			SN74ALS520 SN74ALS521			
				MIN	түр†	MAX	MIN	TYP†	MAX		
VIK		V _{CC} = 4.5 V,	lı = – 18 mA			-1.5			-1.5	V	
		V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
VOH			I _{OH} = - 1 mA	2.4	3.3					V	
		V _{CC} = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
Ve			I _{OL} = 12 mA		0.25	0.4		0.25	5 0.4 V		
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	v	
1.	'ALS520 Q inputs	V _{CC} = 5.5 V	VI = 5.5 V			0.1			0.1	mA	
ll .	All other inputs		VI = 7 V			0.1			0.1	mA	
	'ALS520 Q inputs		<u>\</u>			-0.2			-0.2	mA	
ΙН	All other inputs	V _{CC} = 5.5 V,	V ₁ = 2.7 V			20			20	μA	
	'ALS520 Q inputs		<u>)</u> (, 0.4.)(-0.6			-0.6	mA	
۱L	All other inputs	V _{CC} = 5.5 V,	$V_{I} = 0.4 V$			-0.1			-0.1	mA	
lo‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
	'ALS520		Con Note 4		12	19		12	19	A	
ICC	SN74ALS521	V _{CC} = 5.5 V,	See Note 1		12	19		12	19	mA	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with \overline{G} grounded, and P and Q at 4.5 V.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то	VC CL RL TA	UNIT			
		(OUTPUT)	SN54ALS520		SN74ALS520 SN74ALS521		
			MIN	MAX	MIN	MAX	
^t PLH	DerO	<u> </u>	3	19	3	12	
^t PHL	P or Q	P = Q	3	25	5	20	ns
^t PLH	G	P = Q	2	18	2	12	
^t PHL	9	F=Q	5	23	5	22	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS224B - JUNE 1982 - REVISED NOVEMBER 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





24-Aug-2018

PACKAGING INFORMATION

Orderable Device		Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-88691012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88691012A SNJ54ALS 520FK	Samples
5962-8869101RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8869101RA SNJ54ALS520J	Samples
SN54ALS520J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type -55 to 125		SN54ALS520J	Samples
SN74ALS518DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS518	Samples
SN74ALS518DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS518	Samples
SN74ALS518N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type 0 to 70		SN74ALS518N	Samples
SN74ALS520DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		ALS520	Samples
SN74ALS520N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS520N	Samples
SN74ALS520NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS520	Samples
SN74ALS521DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS521	Samples
SN74ALS521DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS521	Samples
SN74ALS521DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS521	Samples
SN74ALS521N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type 0 to 70		SN74ALS521N	Samples
SN74ALS521NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		ALS521	Samples
SNJ54ALS520FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88691012A SNJ54ALS 520FK	Samples
SNJ54ALS520J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8869101RA	Samples



24-Aug-2018

Orderable Device	Status	Package Type Package	Pins Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	Drawing	Qty	(2)	(6)	(3)		(4/5)	
								SNJ54ALS520J	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS520, SN74ALS520 :

Catalog: SN74ALS520



www.ti.com

PACKAGE OPTION ADDENDUM

24-Aug-2018

Military: SN54ALS520

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS520NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ALS521DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS521NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS520NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ALS521DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS521NSR	SO	NS	20	2000	367.0	367.0	45.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated