SN74AUC240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES430A – MARCH 2003 – REVISED MARCH 2003

20E

2A3

2A2

19

18 1Y1

17 2A4

16 1Y2

15

14 1Y3

13

12 1Y4

RGY PACKAGE (TOP VIEW)

Ы

1

2

6

8

10

GND

1A1

2Y4 3

1A2 4

2Y3 5

1A3

2Y2 7

1A4

2Y1 9

Vcc

20

11

2A1

Optimized for 1.8-V Operation and is 3.6-V
I/O Tolerant to Support Mixed-Mode Signal
Operation

- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 1.7 ns at 1.8 V
- Low Power Consumption, 20-µA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



This octal buffer/driver is operational at 0.8-V to 2.7-V V_{CC}, but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

TA	PACKA	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
$-40^{\circ}C$ to $85^{\circ}C$	QFN – RGY	Tape and reel	SN74AUC240RGYR	MS240							

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SN74AUC240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES430A - MARCH 2003 - REVISED MARCH 2003

FUNCTION TABLE (each 4-bit buffer/driver)								
INP	JTS	OUTPUT						
OE	Α	Y						
L	Н	L						
L	L	Н						
Н	Х	Z						

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)	\ldots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2)	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-5.



recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		0.8	2.7	V	
		V _{CC} = 0.8 V	VCC			
VIH	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		V _{CC} = 0.8 V		0		
VIL	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V _{CC} = 2.3 V to 2.7 V		0.7		
VI	Input voltage		0	3.6	V	
.,		Active state	0	VCC		
VO	Output voltage	3-state	0	3.6	V	
		V _{CC} = 0.8 V		-0.7		
	High-level output current	V _{CC} = 1.1 V		-3		
lон		$V_{CC} = 1.4 V$		-5	mA	
		V _{CC} = 1.65 V		-8		
		V _{CC} = 2.3 V		-9		
		V _{CC} = 0.8 V		0.7		
		V _{CC} = 1.1 V		3		
IOL	Low-level output current	$V_{CC} = 1.4 V$		5	mA	
		V _{CC} = 1.65 V		8		
		V _{CC} = 2.3 V		9		
$\Delta t / \Delta v$	Input transition rise or fall rate			20	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AUC240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES430A - MARCH 2003 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0.	1		
	I _{OH} = -0.7 mA	0.8 V		0.55		
V _{OH}	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			V
	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2			
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8			
	l _{OL} = 100 μA	0.8 V to 2.7 V			0.2	
	I _{OL} = 0.7 mA	0.8 V		0.25		
	I _{OL} = 3 mA	1.1 V			0.3	
VOL	I _{OL} = 5 mA	1.4 V			0.4	V
	I _{OL} = 8 mA	1.65 V			0.45	
	I _{OL} = 9 mA	2.3 V			0.6	
I A and OE inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μA
l _{off}	$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$	0			±10	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	2.7 V			±10	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	0.8 V to 2.7 V			20	μA
C _i	$V_I = V_{CC}$ or GND	2.5 V		2.5	3	pF
Co	$V_{O} = V_{CC} \text{ or } GND$	2.5 V		5.5	6	pF

[†] All typical values are at $T_A = 25^{\circ}C$.

switching characteristics over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.	= 1.2 V .1 V	V _{CC} = ± 0.	: 1.5 V 1 V	-	C = 1.8 0.15 V		V _{CC} = ± 0.		UNIT
	(INFOT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
^t pd	А	Y	4.8	1.2	3.3	0.8	2	0.7	1.1	1.7	0.6	1.3	ns
ten	OE	Y	6.4	1.4	4	0.9	2.6	0.8	1.2	2.1	0.7	1.5	ns
^t dis	OE	Y	8.7	2	5.8	1.8	3.9	1.8	2.5	4	0.3	3	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		C = 1.8 0.15 V	V	۲ <mark>0.2</mark> V _{CC} =	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
^t pd	А	Y	1	1.4	2.1	0.9	1.6	ns
t _{en}	OE	Y	1.1	1.7	2.7	1	2	ns
^t dis	OE	Y	1.9	2.5	4	1	2	ns




SN74AUC240 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES430A – MARCH 2003 – REVISED MARCH 2003

operating characteristics, T_{A} = 25°C

PARAMETER			TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V		
PARAMETER		CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT		
C _{pd}	Power	Outputs enabled	(40 MIL-	21	21	21	22	25	. 5	
	dissipation capacitance		capacitance	Outputo	f = 10 MHz	3	3	3	3	5



PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

		IESI	31	
	tp	LH ^{/t} PHL	Open	
		LZ ^{/t} PZL HZ ^{/t} PZH	$2 \times V_{CC}$ GND	
Vcc		CL	RL	$ $ v_{Δ}
0.8 V		15 pF	2 k Ω	0.1 \

C1


тсет

VCC	νL	ĸĽ	VΔ	
0.8 V	15 pF	2 k Ω	0.1 V	
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V	
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V	
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V	
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V	
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V	



NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 All isout pulses are supplied by generators buying the following characteristics: DBR < 10 MHz, Za = 50.0, alow rate > 1 V/ac
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.







10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AUC240RGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MS240	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC240RGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AUC240RGYR	VQFN	RGY	20	3000	367.0	367.0	35.0	

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

RGY 20

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225264/A

RGY0020A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGY0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGY0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated