

24-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation And 3-State Outputs

1 Features

- Control Inputs $V_{\text{IH}}/V_{\text{IL}}$ Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over Full 1.2-V to 3.6-V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- I/Os Are 4.6-V Tolerant
- Bus Hold on Data Inputs, Eliminating the Need for External Pullups/Pulldowns
- Max Data Rates
 - 380 Mbps (1.8-V to 3.3-V Translation)
 - 200 Mbps (<1.8-V to 3.3-V Translation)
 - 200 Mbps (Translate to 2.5 V or 1.8 V)
 - 150 Mbps (Translate to 1.5 V)
 - 100 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

3 Description

This 24-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVCH24T245 is optimized to operate with V_{CCA}/V_{CCB} set at 1.4 V to 3.6 V. It is operational with V_{CCA}/V_{CCB} as low as 1.2 V. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCH24T245 is designed for asynchronous communication between data buses. The device

transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCH24T245 is designed so that the control pins (1DIR, 2DIR, 3DIR, 4DIR, 5DIR, 6DIR, 1 \overline{OE} , 2 \overline{OE} , 3 \overline{OE} , 4 \overline{OE} , 5 \overline{OE} , and 6 \overline{OE}) are supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN74AVCH24T245GRG/Z RG	LFBGA	10.00 mm × 4.50 mm
SN74AVCH24T245NMU	nFBGA	10.00 mm × 4.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Figure 3-1. Logic Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings
6.2 ESD Ratings
6.3 Recommended Operating Conditions7
6.4 Thermal Information8
6.5 Electrical Characteristics9
6.6 Switching Characteristics10
6.7 Switching Characteristics11
6.8 Switching Characteristics
6.9 Switching Characteristics12
6.10 Switching Characteristics
6.11 Typical Characteristics
7 Parameter Measurement Information15
8 Detailed Description
8.1 Overview

8.2 Functional Block Diagram	16
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 EnableTimes	
9.3 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Related Documentation	
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	

4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2005) to Revision	C (August 2020)	Page
Updated document to current TI data sheet format		1
Removed Ordering Information table		1
• Added Applications list, Device Information table		1
Added NMU package option to Device Information t	able	1
Added NMU package to pinout drawing		3
Deleted Operating Characteristics table		
Added ESD Ratings table		6
Added Thermal Information table		8
Added NMU package to Thermal Information table		<mark>8</mark>
Added Typical Characteristics section		13
Added Detailed Description section		16
Added Application and Implementation section		18
Added Power Supply Recommendations section		21
Added Layout section		21
Added Device and Documentation Support section.		
Added Mechanical, Packaging, and Orderable Inform		



5 Pin Configuration and Functions




Figure 5-1. GRG/ZRG, NMU Package 83-Pin LFBGA, nFBGA Top View

Table	5-1.	Pin	As	signr	nents	

	1	2	3	4	5	6		
Α	6 OE	5 OE	4 OE	3 OE	2 OE	1 OE		
В	1B1	1B2	V _{CCB}	V _{CCA}	1A2	1A1		
С	1B3	1B4	GND	GND	1A4	1A3		
D	2B1	2B2	V _{CCB}	V _{CCA}	2A2	2A1		
E	2B3	2B4	GND	GND	2A4	2A3		
F	3B1	3B2	GND	GND	3A2	3A1		
G	3B3	3B4		GND	3A4	3A3		
н	4B1	4B2	V _{CCB}	V _{CCA}	4A2	4A1		
J	4B3	4B4	GND	GND	4A4	4A3		
К	5B1	5B2	GND	GND	5A2	5A1		
L	5B3	5B4	V _{CCB}	V _{CCA}	5A4	5A3		
м	6B1	6B2	GND	GND	6A2	6A1		
N	6B3	6B4	V _{CCB}	V _{CCA}	6A4	6A3		
Р	6DIR	5DIR	4DIR	3DIR	2DIR	1DIR		

Table 5-2. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		DESCRIPTION
A1	6 OE	Input	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to $V_{CCA}.$
A2	5 OE	Input	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to $V_{CCA}.$
A3	4 OE	Input	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to $V_{CCA}.$
A4	3 OE	Input	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to $V_{CCA}.$



Table 5-2. Pin Functions (continued)

	PIN				
NO.	NAME	— I/O	DESCRIPTION		
A5	2 0E	Input	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to $V_{CCA}.$		
A6	1 OE	Input	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to V_{CCA}		
B1	1B1	Input/Output	Referenced to V _{CCB} .		
B2	1B2	Input/Output	Referenced to V _{CCB} .		
B3	V _{CCB}	_	B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V.		
B4	V _{CCA}	_	A-port supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V.		
B5	1A2	Input/Output	Referenced to V _{CCA} .		
B6	1A1	Input/Output	Referenced to V _{CCA} .		
C1	1B3	Input/Output	Referenced to V _{CCB} .		
C2	1B4	Input/Output	Referenced to V _{CCB} .		
C3	GND	_	Ground.		
C4	GND	_	Ground.		
C5	1A4	Input/Output	Referenced to V _{CCA} .		
C6	1A3	Input/Output	Referenced to V _{CCA} .		
D1	2B1	Input/Output	Referenced to V _{CCB} .		
D2	2B2	Input/Output	Referenced to V _{CCB} .		
D3	V _{CCB}	—	B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V.		
D4	V _{CCA}	—	A-port supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V.		
D5	2A2	Input/Output	Referenced to V _{CCA} .		
D6	2A1	Input/Output	Referenced to V _{CCA} .		
E1	2B3	Input/Output	Referenced to V _{CCB} .		
E2	2B4	Input/Output	Referenced to V _{CCB} .		
E3	GND	_	Ground.		
E4	GND	_	Ground.		
E5	2A4	Input/Output	Referenced to V _{CCA} .		
E6	2A3	Input/Output	Referenced to V _{CCA} .		
F1	3B1	Input/Output	Referenced to V _{CCB} .		
F2	3B2	Input/Output	Referenced to V _{CCB} .		
F3	GND	_	Ground.		
F4	GND	—	Ground.		
F5	3A2	Input/Output	Referenced to V _{CCA} .		
F6	3A1	Input/Output	Referenced to V _{CCA} .		
G1	3B3	Input/Output	Referenced to V _{CCB} .		
G2	3B4	Input/Output	Referenced to V _{CCB} .		
G4	GND	_	Ground.		
G5	3A4	Input/Output	Referenced to V _{CCA} .		
G6	3A3	Input/Output	Referenced to V _{CCA} .		
H1	4B1	Input/Output	Referenced to V _{CCB} .		
H2	4B2	Input/Output	Referenced to V _{CCB} .		
H3	V _{CCB}	_	B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V.		
H4	V _{CCA}	_	A-port supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V.		
H5	4A2	Input/Output	Referenced to V _{CCA} .		
H6	4A1	Input/Output	Referenced to V _{CCA} .		



Table 5-2. Pin Functions (continued)

	PIN		
NO.	NAME	– I/O	DESCRIPTION
J1	4B3	Input/Output	Referenced to V _{CCB} .
J2	4B4	Input/Output	Referenced to V _{CCB} .
J3	GND	_	Ground.
J4	GND	_	Ground.
J5	4A4	Input/Output	Referenced to V _{CCA} .
J6	4A3	Input/Output	Referenced to V _{CCA} .
K1	5B1	Input/Output	Referenced to V _{CCB} .
K2	5B2	Input/Output	Referenced to V _{CCB} .
K3	GND	_	Ground.
K4	GND	_	Ground.
K5	5A2	Input/Output	Referenced to V _{CCA} .
K6	5A1	Input/Output	Referenced to V _{CCA} .
L1	5B3	Input/Output	Referenced to V _{CCB} .
L2	5B4	Input/Output	Referenced to V _{CCB}
L3	V _{CCB}	_	B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V.
L4	V _{CCA}	_	A-port supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V.
L5	5A4	Input/Output	Referenced to V _{CCA} .
L6	5A3	Input/Output	Referenced to V _{CCA} .
M1	6B1	Input/Output	Referenced to V _{CCB} .
M2	6B2	Input/Output	Referenced to V _{CCB} .
M3	GND	_	Ground.
M4	GND	_	Ground.
M5	6A2	Input/Output	Referenced to V _{CCA} .
M6	6A1	Input/Output	Referenced to V _{CCA} .
N1	6B3	Input/Output	Referenced to V _{CCB} .
N2	6B4	Input/Output	Referenced to V _{CCB} .
N3	V _{CCB}	—	B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V.
N4	V _{CCA}		A-port supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V.
N5	6A4	Input/Output	Referenced to V _{CCA} .
N6	6A3	Input/Output	Referenced to V _{CCA} .
P1	6DIR	Input	Direction-control signal. Referenced to V _{CCA} .
P2	5DIR	Input	Direction-control signal. Referenced to V _{CCA} .
P3	4DIR	Input	Direction-control signal. Referenced to V _{CCA} .
P4	3DIR	Input	Direction-control signal. Referenced to V _{CCA} .
P5	2DIR	Input	Direction-control signal. Referenced to V _{CCA} .
P6	1DIR	Input	Direction-control signal. Referenced to V _{CCA} .



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCA} V _{CCB}	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
VI	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
V	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V
Vo	^O power-off state ⁽²⁾	B port	-0.5	4.6	v
V	$_{O}$ Voltage range applied to any output in the high or low state ⁽²⁾ (3)	A port	-0.5	V _{CCA} + 0.5	V
Vo		B port	-0.5	V _{CCB} + 0.5	
l _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through each $V_{\text{CCA}},V_{\text{CCB}},\text{and GND}$			±100	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	GRG/ZRG package		50	°C/W
T _{stg}	Storage temperature range	-	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6-V maximum if the output current rating is observed.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ¹	±8000	V	ĺ
V (ESD)	Electrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ²	±1000	v	



6.3 Recommended Operating Conditions

(1) (2) (3)	(4) (5)		V _{CCI}	V _{cco}	MIN	MAX	UNIT	
V _{CCA}	Supply voltage				1.2	3.6	V	
V _{CCB}	Supply voltage				1.2	3.6	V	
			1.2 V to 1.95 V		V _{CCI} × 0.65			
VIH	High-level	Data inputs ⁽⁴⁾	1.95 V to 2.7 V		1.6		V	
	input voitage		2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V _{CCI} × 0.35		
V _{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V	
			2.7 V to 3.6 V			0.8		
			1.2 V to 1.95 V		V _{CCA} × 0.65			
V _{IH}		DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V		1.6		V	
		(referenced to v _{CCA}).	2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V _{CCA} × 0.35		
VIL	Low-level input voltage		DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V			0.7	v
	input voltage	(referenced to v _{CCA})	2.7 V to 3.6 V			0.8		
VI	Input voltage				0	3.6	V	
	Output us the se	Active state			0	V _{CCO}	N/	
Vo	Output voltage	3-state			0	3.6	V	
				1.2 V		-3		
				1.4 to 1.6 V		-6		
I _{ОН}	High-level output	current		1.65 V to 1.95 V		-8	mA	
				2.3 V to 2.7 V		-9		
				3 V to 3.6 V		–12		
				1.2 V		3		
				1.4 to 1.6 V		6		
I _{OL}	Low-level output	v-level output current		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9		
				3 V to 3.6 V		12		
Δt/Δv	Input transition ris	se or fall rate				5	ns/V	
T _A	Operating free-ai	r temperature			-40	85	°C	

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.

(5) For V_{CCI} values not specified in the data sheet, V_{IH} min = $V_{CCA} \times 0.7$ V, V_{IL} max = $V_{CCA} \times 0.3$ V.

SN74AVCH24T245 SCES588C – AUGUST 2004 – REVISED AUGUST 2020



6.4 Thermal Information

			SN74AVCH24T245		
	THERMAL METRIC ⁽¹⁾	GRG	ZRG	NMU	UNIT
		83	83	83	
R _{θJA}	Junction-to-ambient thermal resistance	38.1	38.1	44.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	22.8	22.8	24.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	17.0	17.0	29.1	°C/W
TLΨ	Junction-to-top characterization parameter	0.44	0.44	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	16.9	16.9	29.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)⁽⁵⁾ ⁽⁶⁾

	AMETER	TEST CONDI	TIONS	V.	V	T⊿	= 25°C		–40°C to 8	5°C	UNIT	
PAR		TEST CONDI	TIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT	
		I _{OH} = −100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V				V _{CCO} - 0.2			
		I _{OH} = -3 mA		1.2 V	1.2 V		0.95					
		I _{OH} =6 mA	V _I = V _{IH}	1.4 V	1.4 V				1.05			
V _{он}		I _{OH} =8 mA	VI – VIH	1.65 V	1.65 V				1.2		v	
		I _{OH} = –9 mA		2.3 V	2.3 V				1.75			
		I _{OH} = -12 mA		3 V	3 V				2.3		- V	
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2		
		I _{OL} = 3 mA		1.2 V	1.2 V		0.15					
		I _{OL} = 6 mA		1.4 V	1.4 V					0.35		
V _{OL}		I _{OL} = 8 mA	$V_{I} = V_{IL}$	1.65 V	1.65 V					0.45		
		I _{OL} = 9 mA		2.3 V	2.3 V					0.55	1	
		I _{OL} = 12 mA		3 V	3 V					0.7	1	
I _I	Control inputs	$V_{I} = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μA	
	1	V _I = 0.42 V		1.2 V	1.2 V		25					
		V _I = 0.49 V		1.4 V	1.4 V				15		1	
BHL (1)	V _I = 0.58 V		1.65 V	1.65 V				25		μA	
		V ₁ = 0.7 V		2.3 V	2.3 V				45	1.05 1.2 1.75 2.3 0.2 0.35 0.45 0.55 0.7 ±1 15 25	1	
		V _I = 0.8 V		3.3 V	3.3 V				100			
		V _I = 0.78 V		1.2 V	1.2 V		-25					
`		V _I = 0.91 V		1.4 V	1.4 V				-15			
внн ⁽²⁾	V _I = 1.07 V		1.65 V	1.65 V				-25		μA		
		V _I = 1.6 V		2.3 V	2.3 V				-45		1	
		V ₁ = 2 V		3.3 V	3.3 V				-100		1	
				1.2 V	1.2 V		50					
				1.6 V	1.6 V				125			
BHLO	(3)	$V_{I} = 0$ to V_{CC}		1.95 V	1.95 V				200		μA	
				2.7 V	2.7 V				300			
				3.6 V	3.6 V				500		1	
				1.2 V	1.2 V		-50					
				1.6 V	1.6 V				-125			
внно	(4)	$V_{I} = 0$ to V_{CC}		1.95 V	1.95 V				-200		μA	
				2.7 V	2.7 V				-300		1	
				3.6 V	3.6 V				-500		1	
	A port		.,	0 V	0 to 3.6 V		±0.1	±2.5		±5	_	
off	B port	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 3.6	V	0 to 3.6 V	0 V		±0.1	±2.5		±5	μA	
	A or B port	V _O = V _{CCO} or	OE = V _{IH}	3.6 V	3.6 V		±0.5	±2.5		±5		
oz ⁽⁷⁾	B port	GND, V _I = V _{CCI} or GND	OE =	0 V	3.6 V					±5	μΑ	
	A port		don't care	3.6 V	0 V					±5		
	1		1	1.2 V to 3.6 V	1.2 V to 3.6 V					40		
I _{CCA}		$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	0 V	3.6 V						-		
2011				3.6 V	0 V							

6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)^{(5) (6)}

			0 (,			
	TEST CONDITIONS	Vaa	Vaaa	TA	= 25°C		–40°C to 85°C	UNIT
		*CCA	*CCB	MIN	TYP	MAX	MIN MAX	
		1.2 V to 3.6 V	1.2 V to 3.6 V				40	
	V _I = V _{CCI} or GND, I _O = 0	0 V	3.6 V				40	μA
		3.6 V	0 V				-5	
I _{CCB}	$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	1.2 V to 3.6 V	1.2 V to 3.6 V				75	μA
Control inputs	V _I = 3.3 V or GND	3.3 V	3.3 V		3.5			pF
A or B port	V _O = 3.3 V or GND	3.3 V	3.3 V		7			pF
	inputs A or B	CAMETERTEST CONDITIONS $V_1 = V_{CCI}$ or GND, $I_0 = 0$ I_{CCB} $V_1 = V_{CCI}$ or GND, $I_0 = 0$ Control inputs $V_1 = 3.3$ V or GNDA or B $V_0 = 3.3$ V or GND	TEST CONDITIONS V_{CCA} $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ 0 V I_{CCB} $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ I_{CCB} $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ I_{CCB} $V_I = 3.3 \text{ V or GND}$ 3.3 V A or B $V_0 = 3.3 \text{ V or GND}$ 3.3 V	TEST CONDITIONS V_{CCA} V_{CCB} $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ $1.2 \text{ V to } 3.6 \text{ V}$ $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ 3.6 V V_{ICCB} $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ V_{ICCB} $V_I = V_{CCI} \text{ or GND}, I_0 = 0$ $1.2 \text{ V to } 3.6 \text{ V}$ I_{CCB} $V_I = 3.3 \text{ V or GND}$ 3.3 V $A \text{ or B}$ $V_0 = 3.3 \text{ V or GND}$ 3.3 V	TEST CONDITIONS V_{CCA} V_{CCB} T_A MIN 1.2 V to 3.6 V 1.2 V to 3.6 V 1.2 V to 3.6 V $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $0 V$ $3.6 V$ $0 V$ I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $1.2 V$ to $3.6 V$ $0 V$ I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $1.2 V$ to $3.6 V$ $0 V$ I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $1.2 V$ to $3.6 V$ $0 V$ I_{CCB} $V_1 = 3.3 V$ or GND $3.3 V$ $3.3 V$ A or B $V_0 = 3.3 V$ or GND $3.3 V$ $3.3 V$	TEST CONDITIONS V_{CCA} V_{CCB} $T_A = 25^{\circ}C$ MIN TYP $V_1 = V_{CC1}$ or GND, $I_0 = 0$ 1.2 V to 3.6 V 1.2 V to 3.6 V $V_1 = V_{CC1}$ or GND, $I_0 = 0$ 0 V 3.6 V I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ 1.2 V to 3.6 V 1.2 V to 3.6 V I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ 1.2 V to 3.6 V 1.2 V to 3.6 V I_{CCB} $V_1 = 3.3$ V or GND 3.3 V 3.3 V A or B $V_0 = 3.3$ V or GND 3.3 V 3.3 V	TEST CONDITIONS V_{CCA} V_{CCB} $T_A = 25^{\circ}C$ WIN TYP MAX $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $1.2 \vee to 3.6 \vee$ $1.2 \vee to 3.6 \vee$ $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $0 \vee$ $3.6 \vee$ $0 \vee$ I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $1.2 \vee to 3.6 \vee$ $0 \vee$ I_{CCB} $V_1 = V_{CC1}$ or GND, $I_0 = 0$ $1.2 \vee to 3.6 \vee$ $1.2 \vee to 3.6 \vee$ I_{CCB} $V_1 = 3.3 \vee or GND$ $3.3 \vee$ $3.3 \vee$ 3.5 A or B $V_0 = 3.3 \vee or GND$ $3.3 \vee$ $3.3 \vee$ 7	TEST CONDITIONS V_{CCA} V_{CCB} $T_A = 25^{\circ}C$ $-40^{\circ}C$ to $85^{\circ}C$ VI = V_{CCI} or GND, I_0 = 0 1.2 V to 3.6 V 1.2 V to 3.6 V 40 VI = V_{CCI} or GND, I_0 = 0 0 V 3.6 V 40 ICCB VI = V_{CCI} or GND, I_0 = 0 1.2 V to 3.6 V 40 VI = V_{CCI} or GND, I_0 = 0 1.2 V to 3.6 V -5 ICCB VI = V_{CCI} or GND, I_0 = 0 1.2 V to 3.6 V 75 ICCB VI = 3.3 V or GND 3.3 V 3.3 V 3.5 A or B V0 = 3.3 V or GND 3.3 V 3.3 V 7

(1) The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

(2) The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

(3) An external driver must source at least $I_{\mbox{\scriptsize BHLO}}$ to switch this node from low to high.

(4) An external driver must sink at least I_{BHHO} to switch this node from high to low.

(5) V_{CCI} is the V_{CC} associated with the input port.

- (6) V_{CCO} is the V_{CC} associated with the output port.
- (7) For I/O ports, the parameter I_{OZ} includes the input leakage current.

6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.2 V$ (see Figure 7-1)

PARAMETER	FROM	то	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	UNIT					
FARAMETER	(INPUT)	(OUTPUT)	ТҮР	ТҮР	ТҮР	ТҮР	ТҮР						
t _{PLH}	А	В	4.1	3.3	3	2.8	3.2	ns					
t _{PHL}	A	В	4.1	3.3	3	2.8	3.2	115					
t _{PLH}	В	A	4.4	4	3.8	3.6	3.5	ns					
t _{PHL}	В	~	4.4	4	3.8	3.6	3.5	115					
t _{PZH}	ŌĒ	А	^	6.4	6.4	6.4	6.4	6.4	20				
t _{PZL}	0E	A	6.4	6.4	6.4	6.4	6.4	ns					
t _{PZH}	ŌĒ	В	6	4.6	4	3.4	3.2	ns					
t _{PZL}	OE	В	6	4.6	4	3.4	3.2	115					
t _{PHZ}	ŌĒ	OF	OF	OF	OF	OF	A	6.6	6.6	6.6	6.6	6.8	ns
t _{PLZ}	0E	~	6.6	6.6	6.6	6.6	6.8	115					
t _{PHZ}	ŌĒ	В	6	4.9	4.9	4.2	5.3	ne					
t _{PLZ}	0E	6	6	4.9	4.9	4.2	5.3	ns					



6.7 Switching Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{ссв} = ± 0.1		V _{ссв} = ± 0.18		V _{CCB} = ± 0.2		V _{ссв} = ± 0.3		UNIT	
	(INPUT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	А	В	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	ns	
t _{PHL}	A	D	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	115	
t _{PLH}	в	А	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	ns	
t _{PHL}	Б	A	A	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	115
t _{PZH}	ŌĒ	А	4.3	1	10.1	1	10.1	1	10.1	1	10.1	ns	
t _{PZL}	UL		4.3	1	10.1	1	10.1	1	10.1	1	10.1	115	
t _{PZH}	ŌĒ	В	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	ns	
t _{PZL}	UL	D	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	115	
t _{PHZ}	ŌĒ	А	4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	ns	
t _{PLZ}	UE		4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	115	
t _{PHZ}	ŌĒ	В —	5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	ns	
t _{PLZ}	UE		5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	115	

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 7-1)

6.8 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{ссв} = ± 0.1		V _{ссв} = - ± 0.15		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT
		(001201)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	ns
t _{PHL}	A	D	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	115
t _{PLH}	В	А	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	ns
t _{PHL}	Б	A	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	115
t _{PZH}	ŌĒ	А	3.4	1	7.8	1	7.8	1	7.8	1	7.8	ns
t _{PZL}	UL	A	3.4	1	7.8	1	7.8	1	7.8	1	7.8	115
t _{PZH}	ŌE	В	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	ns
t _{PZL}	UL	В	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	115
t _{PHZ}	ŌĒ	А	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	ns
t _{PLZ}	UE	A .	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	115
t _{PHZ}	ŌE	В	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	ns
t _{PLZ}	UE	0	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	115



6.9 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = - ± 0.1	1.5 V	V _{ссв} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT				
	(INPUT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX					
t _{PLH}	А	В	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	ns				
t _{PHL}	A	В	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	115				
t _{PLH}	В	А	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	ns				
t _{PHL}	ы		A	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	115			
t _{PZH}	ŌĒ	А	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	ns				
t _{PZL}	UE	A .	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	115				
t _{PZH}	ŌĒ	В	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	ns				
t _{PZL}	OL	В	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	115				
t _{PHZ}		А	3	1	6.1	1	6.1	1	6.1	1	6.1	20				
t _{PLZ}	ŌĒ	A .	3	1	6.1	1	6.1	1	6.1	1	6.1	ns				
t _{PHZ}	ŌĒ	в	5	1	7.9	1	6.6	1	6.1	1	5.2	ns				
t _{PLZ}	UE	B –	В	В	В	B –	5	1	7.9	1	6.6	1	6.1	1	5.2	115


6.10 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{ссв} = ± 0.1		V _{ССВ} = ± 0.1		V _{ССВ} = ± 0.2		V _{CCB} = ± 0.3		UNIT
	(INPUT)	(001901)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	ns
t _{PHL}	~	Б	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	115
t _{PLH}	в	А	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	ns
t _{PHL}	0	A	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	115
t _{PZH}	ŌĒ	А	2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	ns
t _{PZL}		A	2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	115
t _{PZH}	ŌĒ	В	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	ns
t _{PZL}	OL	Б	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	115
t _{PHZ}		А	3.4	0.5	5	0.5	5	0.5	5	0.5	5	20
t _{PLZ}	ŌĒ	A	3.4	0.5	5	0.5	5	0.5	5	0.5	5	ns
t _{PHZ}	ŌĒ	В	4.9	1	7.7	1	6.5	1	5.2	0.5	5	ns
t _{PLZ}	UE	0	4.9	1	7.7	1	6.5	1	5.2	0.5	5	115




6.11 Typical Characteristics




Copyright © 2020 Texas Instruments Incorporated









7 Parameter Measurement Information

- A. CL includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 7-1. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview


The SN74AVCH24T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and OE) are supported by V_{CCA} and pins B are supported by V_{CCB}. The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when OE is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.


This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.


8.2 Functional Block Diagram







To Three Other Channels














5DIR



8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V which makes the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

8.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

8.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ}). This prevents false logic levels from being presented to either bus.

8.3.4 Bus-Hold Circuitry

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state, which helps with board space savings and reduced component costs. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended. See the Bus-Hold Circuit application note for more details. (SCLA015).

Note that the bus-hold circuitry always remains active when the corresponding supply is present (i.e. B port bushold circuits are active when V_{CCB} is present, and A port bus-hold circuits are active when V_{CCA} is present). The bus hold circuitry is also active even when the device is in a partial power down state or when the output enable pin is used to place all outputs into high impedance.

8.4 Device Functional Modes

The SN74AVCH24T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCA}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When \overline{OE} is low and DIR is high, data transmission is from A to B. When \overline{OE} is low and DIR is low, data transmission is from B to A. When \overline{OE} is high, both output ports will be high-impedance.

(⊏a	/II 4-DIL	Section				
INP	UTS	OPERATION				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	х	Isolation				

Table 8-1. Function Table (Each 4-Bit Section)



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AVCH24T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVCH24T245 device is ideal for data transmission where direction is different for each channel.

9.2 EnableTimes

Calculate the enable times for the SN74AVCH24T245 using the following formulas:

t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)	(1)
t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)	(2)
t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)	(3)
t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)	(4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVCH24T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.



9.3 Typical Application




Figure 9-1. Application Schematic

9.3.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in the *Electrical Characteristics*.

Table 9-1. Design Parameters									
DESIGN PARAMETER EXAMPLE VALUE									
Input voltage range	1.2 V to 3.6 V								
Output voltage range	1.2 V to 3.6 V								

9.3.2 Detailed Design Procedure

To begin the design process, determine the following:

SN74AVCH24T245 SCES588C – AUGUST 2004 – REVISED AUGUST 2020



9.3.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVCH24T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

9.3.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVCH24T245 device is driving to determine the output voltage range.

9.3.3 Application Curve

1




Figure 9-2. Translation Up (1.2 V to 3.3 V) at 2.5 MHz



10 Power Supply Recommendations

The SN74AVCH24T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . VCCA accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable \overline{OE} input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.


11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- · Bypass capacitors must be used on power supplies.
- · Short trace lengths must be used to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals, depending on the system requirements.

11.2 Layout Example







12 Device and Documentation Support

12.1 Documentation Support

12.2 Related Documentation

For related documentation, see the following:

http://www.ti.com/lit/an/scea014/scea014.pdf

12.3 Trademarks

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



28-Aug-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,				-	. ,	(6)	.,			
SN74AVCH24T245GRGR	LIFEBUY	BGA MICROSTAR JUNIOR	GRG	83	1000	TBD	SNPB	Level-1-240C-UNLIM	-40 to 85	WL245	
SN74AVCH24T245NMUR	ACTIVE	NFBGA	NMU	83	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	2CQW	Samples
SN74AVCH24T245ZRGR	ACTIVE	BGA MICROSTAR JUNIOR	ZRG	83	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	WL245	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com


28-Aug-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GRG (R-PBGA-N83)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. JEDEC MO-225 registration is pending.
- D. This package is tin-lead (SnPb). Refer to the 83 ZRG package (drawing 4205696) for lead-free.



ZRG (R-PBGA-N83)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. JEDEC MO-225 registration is pending.
- D. This package is lead-free. Refer to the 83 GRG package (drawing 4205581) for tin-lead (SnPb).




NMU0083A

PACKAGE OUTLINE

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




NMU0083A

EXAMPLE BOARD LAYOUT

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).




NMU0083A

EXAMPLE STENCIL DESIGN

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated