SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 25 Ω or Greater
- Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs
- The A Port Features Open-Collector Outputs That Provide 188-mA I_{OL} to Allow for Heavy DC Loading on Open-Collector Outputs
- Eliminates Need for 3-State Overlap Protection on A Ports
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

(TOP VIEW) 24 DIR Α1 23 B1 GND 12 A2 🛮 3 22 B2 21 V_{CC} A3 🛮 4 GND 15 20 B3 A4 🛮 6 19 B4 A5 🛮 7 18 B5 17 B6 GND | 8 16 VCC A6 🛮 9 A7 🛮 10 15 B7 GND 11 14 B8 13 OE A8 🛮 12

DW OR NT PACKAGE

description

This $25-\Omega$ octal bus transceiver is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74BCT25642 is capable of sinking 188-mA I_{OL} (A port), which facilitates switching 25- Ω transmission lines on the incident wave. It is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers. The distributed V_{CC} and GND pins minimize the noise generated by the simultaneous switching of the outputs.


The SN74BCT25642 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


INP	UTS	0050471011
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

logic symbol[†]



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I : Control inputs (see Note 1)	$\dots \dots -0.5 V$ to 7 V
I/O ports (see Note 1)	\dots -0.5 V to 5.5 V
Voltage range applied to any output in the disabled or power-off state, V _O	$-0.5\ V$ to 5.5 V
Voltage range applied to any output in the high state, VO	\dots -0.5 V to V _{CC}
Input clamp current, I _{IK} (V _I < 0)	–30 mA
Current into any output in the low state, IO: A ports	376 mA
B ports	48 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
Vсс	Supply voltage	4.5	5	5.5	V	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage			0.8	V	
Vон	High-level output voltage	A port			5.5	V
Ι _{ΙΚ}	Input clamp current			-18	mA	
IOH	High-level output current	B port			-3	mA
l _{OL}	Laveland autout aumant	A port			188	A
	Low-level output current			24	mA	
TA	Operating free-air temperature		0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		1	TEST CONDITIONS				UNIT		
VIK		V _{CC} = 4.5 V,	I _I = –18 mA			-1.2	V		
V) / A B	$V_{CC} = 4.75 V$,	I _{OH} = - 1 mA	2.7		v			
VOH Any B		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.4	3.3		V		
	A A	V 45V	I _{OL} = 94 mA		0.42	0.55			
VOL	Any A	V _{CC} = 4.5 V	I _{OL} = 188 mA			0.7	V		
	Any B	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$		0.35	0.5			
loh	Any A	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			0.1	mA		
	A and B	V 55V	V 55V			0.25			
I _I	DIR and OE	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA		
. +	A and B	V 55V	V 07V			70			
I _{IH} ‡	DIR and OE	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ		
. +	A and B	V 55V	V 05V			-0.6			
I _{IL} ‡	DIR and OE	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6	mA		
los§	Any B	V _{CC} = 5.5 V,	VO = 0	-60		-150	mA		
	A to B				40	64			
ICCL	B to A	V _{CC} = 5.5 V			78	125	mA		
	A to B				25	40			
ICCH	B to A	V _{CC} = 5.5 V			34	55	mA		
ICCZ	A to B	V _{CC} = 5.5 V			7.6	13	mA		
Ci	Control inputs	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V		8		pF		
C.	A port	V 5V	V: 25V0*05V		15		~F		
Cio	B port	V _{CC} = 5 V,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$		8		pF		

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 10 ms.

SN74BCT25642 25- Ω OCTAL BUS TRANSCEIVER

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM	TO	V ₀	CC = 5 V A = 25°C	/, ;	R1 = 50 R2 = 5	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
^t PLH	Δ.	В	0.8	3.2	6	0.8	6.2	ns
t _{PHL}	А		0.5	2	3.9	0.5	4	
^t PLH			1.5	3.2	5.7	1.5	6.3	ns
^t PHL	В	А	1.7	4.5	4.8	1.7	5.9	
^t PLH	ŌĒ	^	2.8	5.5	10.4	2.8	11.6	
t _{PHL}	OE .	A	4.6	8.6	11.3	4.6	11.3	ns
^t PZH	ŌĒ		3.3	5.7	8.1	3.3	9.1	
^t PZL	OE	В	3.8	6.6	8.8	3.8	9.8	ns
^t PHZ	ŌĒ		1.8	4.6	7	1.8	7.3	
t _{PLZ}	OE	В	1.4	4.3	6.7	1.4	7.3	ns

† For A port, R1 = 100 Ω .

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74BCT25642DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT25642	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated