SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS038A - AUGUST 1989 - REVISED NOVEMBER 1993


- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Power-Up High-Impedance Mode
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT)

description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'BCT652.

SN54BCT652...JT OR W PACKAGE SN74BCT652...DW OR NT PACKAGE (TOP VIEW)



SN54BCT652...FK PACKAGE (TOP VIEW)



NC - No internal connection

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remain at its last state.

The SN54BCT652 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74BCT652 is characterized for operation from 0°C to 70°C.

SCBS038A - AUGUST 1989 - REVISED NOVEMBER 1993




Figure 1. Bus-Management Functions

Pin numbers shown are for the DW, JT, NT, and W packages.




SCBS038A - AUGUST 1989 - REVISED NOVEMBER 1993

FUNCTION TABLE

INPUTS						DATA	A I/O†	ODERATION OR FUNCTION		
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION		
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation		
L	Н	\uparrow	\uparrow	Х	X	Input	Input	Store A and B data		
Х	Н	\uparrow	H or L	X	X	Input	Unspecified [‡]	Store A, hold B		
Н	Н	\uparrow	\uparrow	X [‡]	X	Input	Output	Store A in both registers		
L	Χ	H or L	\uparrow	X	X	Unspecified [‡]	Input	Hold A, store B		
L	L	\uparrow	\uparrow	X	X [‡]	Output	Input	Store B in both registers		
L	L	Χ	Χ	X	L	Output	Input	Real-time B data to A bus		
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus		
Н	Н	Χ	Χ	L	X	Input	Output	Real-time A data to B bus		
Н	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus		
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus		

[†] The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.


logic symbol§



 $[\]S$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, NT, and W packages.

[‡] Select control = L; clocks can occur simultaneously. Select control = H; clocks must be staggered in order to load both registers.

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		– 0.5 V to 7 V
Input voltage range: Control inputs (se	e Note 1)	– 0.5 V to 7 V
I/O ports (see Not	e 1)	– 0.5 V to 5.5 V
Voltage range applied to any output in	the disabled or power-off state, V _O	– 0.5 V to 7 V
Voltage range applied to any output in	the high state, V_{O}	– 0.5 V to V _{CC}
Current into any output in the low state	: SN54BCT652	96 mA
	SN74BCT652	128 mA
Operating free-air temperature range:	SN54BCT652	– 55°C to 125°C
	SN74BCT652	0°C to 70°C
Storage temperature range		– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCBS038A - AUGUST 1989 - REVISED NOVEMBER 1993

recommended operating conditions

		SN54BCT652			SN			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			OT COMPLETIONS	SN	54BCT6	52	SN				
		TES	ST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
V_{IK}		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
V_{OH}		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V	
			$I_{OH} = -15 \text{ mA}$				2	3.1			
V _{OL}		V 45V	$I_{OL} = 48 \text{ mA}$		0.38	0.55				V	
		$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 64 \text{ mA}$					0.42	0.55		
	A or B port	V 55V	V 55V			1			1	mA	
I _I	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 5.5 \text{ V}$			1			1		
. +	A or B port	V 55V	V 07V			70			70	•	
l _{IH} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 2.7 \text{ V}$			20			20	μ A	
. +	A or B port	V 55V	V 05V			-0.7			-0.7		
I _{IL} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.5 \text{ V}$			-0.7			-0.7	mA	
los§		$V_{CC} = 5.5 \text{ V},$	V _O = 0	-100		-225	-100		-225	mA	
I _{CCL}	A or B port	$V_{CC} = 5.5 \text{ V},$	$V_I = 0$		43	69		43	69	mA	
I _{CCH}	A or B port	$V_{CC} = 5.5 \text{ V},$	V _I = 4.5 V		6	10		6	10	mA	
I _{CCZ}	A or B port	$V_{CC} = 5.5 \text{ V},$	V _I = 0		10	17		10	17	mA	
Ci	Control inputs	$V_{CC} = 5 V$,	V _I = 2.5 V or 0.5 V		6			6		pF	
C _{io}	A or B port	$V_{CC} = 5 V$,	V _O = 2.5 V or 0.5 V		14			14		pF	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} =	= 5 V, 25°C	SN54BCT652		SN7BC	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	77	0	77	0	77	MHz
t _w	Pulse duration, CLK high or low	6.5		7		6.5		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	5		6		5		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	1		1		1		ns

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS038A - AUGUST 1989 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 2)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54B	CT652	SN74B	UNIT		
	(INPUT)	(001P01)	MIN	TYP	MIN	MIN	MAX	MIN	MAX		
f _{max}			77			77		77		MHz	
t _{PLH}	CLICDA		2.6	6.9	8.9	2.6	11.6	2.6	10.5		
t _{PHL}	CLKBA	Α	2.8	6.8	8.8	2.8	10.7	2.8	9.9	ns	
t _{PLH}	CLKAD	D	2.6	6.9	8.9	2.6	11.6	2.6	10.5	20	
t _{PHL}	CLKAB	В	2.8	6.8	8.8	2.8	10.7	2.8	9.9	ns	
t _{PLH}		Б	1.7	5.8	7.5	1.7	10.3	1.7	8.9		
t _{PHL}	Α	В	2.4	6.5	8.2	2.4	11	2.4	9.8	ns	
t _{PLH}			1.7	5.8	7.5	1.7	10.3	1.7	8.9	ns	
t _{PHL}	В	Α	2.4	6.5	8.2	2.4	11	2.4	9.8		
t _{PLH}	SBA [†]	Δ.	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns	
t _{PHL}	(with B high)	Α	2.4	5.9	7.7	2.4	9.1	2.4	8.5		
t _{PLH}	SBA [†] (with B low)	Δ.	3	7.6	9.7	3	12.4	3	11.3	ns	
t _{PHL}		Α	3.8	8.3	10.4	3.8	12.9	3.8	12.5		
t _{PLH}	SAB [†]	Б	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns	
t _{PHL}	(with A high)	В	2.4	5.9	7.7	2.4	9.1	2.4	8.5		
t _{PLH}	SAB [†]		3	7.6	9.7	3	12.4	3	11.3	ne	
t _{PHL}	(with A low)	В	3.8	8.3	10.4	3.8	12.9	3.8	12.5		
t _{PZH}	OEBA		2.5	7.2	8.9	2.5	11.2	2.5	10.6		
t _{PZL}	OEBA	Α	3.2	8.1	10.1	3.2	12.6	3.2	12	ns	
t _{PHZ}	OEBA		2.8	6.7	8.6	2.8	10.9	2.8	10	no	
t _{PLZ}	UEDA	Α	2.4	6.3	8.4	2.4	10.5	2.4	9.5	ns	
t _{PZH}	OEAB	В	1.5	5.4	7.1	1.5	9	1.5	8.1	no	
t _{PZL}	UEAB	В	2.3	6.2	8.1	2.3	10.3	2.3	9.3	ns	
t _{PHZ}	OEAB	В	3.5	8.2	10	3.5	12.2	3.5	11.6	ne	
t _{PLZ}	UEAD	D	2.8	7.2	9.5	2.8	12	2.8	11.3	ns	

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





14-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74BCT652DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT652	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54BCT652, SN74BCT652:



PACKAGE OPTION ADDENDUM

14-Feb-2021

Catalog: SN74BCT652

• Military: SN54BCT652

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated