
SCLS538A - AUGUST 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-µA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±4-mA Output Drive at 5 V

#### description/ordering information

This parallel-in or serial-in, serial-out register features gated clock (CLK, CLK INH) inputs and an overriding clear ( $\overline{CLR}$ ) input. The parallel-in or serial-in modes are established by the shift/load

- Low Input Current of 1 μA Max
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion



(SH/LD) input. When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.

#### **ORDERING INFORMATION<sup>†</sup>**

| T <sub>A</sub> | PACKAG     | GE‡           | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|------------|---------------|--------------------------|---------------------|
| -40°C to 85°C  | SOIC – D   | Tape and reel | SN74HC166AIDRQ1          | HC166AI             |
| -40°C 10 85°C  | TSSOP – PW | Tape and reel | SN74HC166AIPWRQ1         | HC166AI             |

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated

SCLS538A - AUGUST 2003 - REVISED APRIL 2008


|     | FUNCTION TABLE |         |            |     |                |                 |                 |                 |  |  |  |  |  |  |
|-----|----------------|---------|------------|-----|----------------|-----------------|-----------------|-----------------|--|--|--|--|--|--|
|     |                | OUTPUTS |            |     |                |                 |                 |                 |  |  |  |  |  |  |
|     |                | INTE    | RNAL       |     |                |                 |                 |                 |  |  |  |  |  |  |
| CLR | SH/LD          | CLK INH | CLK        | SER | PARALLEL<br>AH | Q <sub>A</sub>  | QB              | QH              |  |  |  |  |  |  |
| L   | Х              | Х       | Х          | Х   | Х              | L               | L               | L               |  |  |  |  |  |  |
| н   | Х              | L       | L          | Х   | Х              | Q <sub>A0</sub> | $Q_{B0}$        | Q <sub>H0</sub> |  |  |  |  |  |  |
| н   | L              | L       | $\uparrow$ | Х   | ah             | а               | b               | h               |  |  |  |  |  |  |
| н   | Н              | L       | $\uparrow$ | Н   | Х              | Н               | Q <sub>An</sub> | Q <sub>Gn</sub> |  |  |  |  |  |  |
| н   | Н              | L       | $\uparrow$ | L   | Х              | L               | Q <sub>An</sub> | Q <sub>Gn</sub> |  |  |  |  |  |  |
| Н   | Х              | Н       | $\uparrow$ | Х   | Х              | Q <sub>A0</sub> | Q <sub>B0</sub> | Q <sub>H0</sub> |  |  |  |  |  |  |

#### logic diagram (positive logic)





SCLS538A - AUGUST 2003 - REVISED APRIL 2008



typical clear, shift, load, inhibit, and shift sequence

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range, V <sub>CC</sub>  | –0.5 V to 7 V  |
|--|----------------|
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)                                   |                |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1) |                |
| Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$  | ±25 mA         |
| Continuous current through V <sub>CC</sub> or GND  | ±50 mA         |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): D package   | 73°C/W         |
| PW package   | 108°C/W        |
| Storage temperature range, T <sub>stg</sub>  | –65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS538A - AUGUST 2003 - REVISED APRIL 2008

#### recommended operating conditions (see Note 3)

|                                 |                                 |                       | MIN  | NOM | MAX  | UNIT |  |
|---------------------------------|---------------------------------|-----------------------|------|-----|------|------|--|
| VCC                             | Supply voltage                  |                       | 2    | 5   | 6    | V    |  |
|                                 |                                 | $V_{CC} = 2 V$        | 1.5  |     |      |      |  |
| VIH                             | High-level input voltage        | $V_{CC} = 4.5 V$      | 3.15 |     |      | V    |  |
|                                 |                                 | V <sub>CC</sub> = 6 V | 4.2  |     |      |      |  |
|                                 |                                 | $V_{CC} = 2 V$        |      |     | 0.5  |      |  |
| VIL                             | Low-level input voltage         | $V_{CC} = 4.5 V$      |      |     | 1.35 | V    |  |
|                                 |                                 | V <sub>CC</sub> = 6 V |      |     | 1.8  |      |  |
| VI                              | Input voltage                   |                       | 0    |     | VCC  | V    |  |
| VO                              | Output voltage                  |                       | 0    |     | VCC  | V    |  |
|                                 |                                 | V <sub>CC</sub> = 2 V |      |     | 1000 |      |  |
| $\Delta t / \Delta v^{\dagger}$ | Input transition rise/fall time | $V_{CC} = 4.5 V$      |      |     | 500  | ns   |  |
|                                 |                                 | V <sub>CC</sub> = 6 V |      |     | 400  |      |  |
| т <sub>А</sub>                  | Operating free-air temperature  | ·                     | -40  |     | 85   | °C   |  |

<sup>†</sup> If this device is used in the threshold region (from  $V_{IL}max = 0.5$  V to  $V_{IH}min = 1.5$  V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at  $t_t = 1000$  ns and  $V_{CC} = 2$  V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|           | TEAT AONDITI                        | 210                       |            | Т    | A = 25°C | ;    |      |      |      |
|-----------|-------------------------------------|---------------------------|------------|------|----------|------|------|------|------|
| PARAMETER | TEST CONDITIO                       | JNS                       | VCC        | MIN  | TYP      | MAX  | MIN  | MAX  | UNIT |
|           |                                     |                           | 2 V        | 1.9  | 1.998    |      | 1.9  |      |      |
| ∨он       |                                     | I <sub>OH</sub> = -20 μA  | 4.5 V      | 4.4  | 4.499    |      | 4.4  |      |      |
|           | $V_{I} = V_{IH} \text{ or } V_{IL}$ |                           | 6 V        | 5.9  | 5.999    |      | 5.9  |      | V    |
|           |                                     | $I_{OH} = -4 \text{ mA}$  | 4.5 V      | 3.98 | 4.3      |      | 3.84 |      |      |
|           |                                     | I <sub>OH</sub> = -5.2 mA | 6 V        | 5.48 | 5.8      |      | 5.34 |      |      |
|           | VI = VIH or VIL                     |                           | 2 V        |      | 0.002    | 0.1  |      | 0.1  |      |
|           |                                     | I <sub>OL</sub> = 20 μA   | 4.5 V      |      | 0.001    | 0.1  |      | 0.1  |      |
| VOL       |                                     |                           | 6 V        |      | 0.001    | 0.1  |      | 0.1  | V    |
|           |                                     | $I_{OL} = 4 \text{ mA}$   | 4.5 V      |      | 0.17     | 0.26 |      | 0.33 |      |
|           |                                     | I <sub>OL</sub> = 5.2 mA  | 6 V        |      | 0.15     | 0.26 |      | 0.33 |      |
| lj        | $V_{I} = V_{CC} \text{ or } 0$      |                           | 6 V        |      | ±0.1     | ±100 | ±1   | 1000 | nA   |
| ICC       | $V_I = V_{CC} \text{ or } 0,$       | IO = 0                    | 6 V        |      |          | 8    |      | 80   | μΑ   |
| Ci        |                                     |                           | 2 V to 6 V |      | 3        | 10   |      | 10   | pF   |



SCLS538A - AUGUST 2003 - REVISED APRIL 2008

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|                 |                 |                                      |       | T <sub>A</sub> = 1 | 25°C |     |     |      |
|-----------------|-----------------|--------------------------------------|-------|--------------------|------|-----|-----|------|
|                 |                 |                                      | Vcc   | MIN                | MAX  | MIN | MAX | UNIT |
|                 |                 |                                      | 2 V   |                    | 6    |     | 5   |      |
| fclock          | Clock frequency |                                      | 4.5 V |                    | 31   |     | 25  | MHz  |
|                 |                 |                                      | 6 V   |                    | 36   |     | 29  |      |
|                 |                 |                                      | 2 V   | 100                |      | 125 |     |      |
|                 |                 | CLR low                              | 4.5 V | 20                 |      | 25  |     |      |
|                 | Dules duration  |                                      | 6 V   | 17                 |      | 21  |     |      |
| tw              | Pulse duration  |                                      | 2 V   | 80                 |      | 100 |     | ns   |
|                 |                 | CLK high or low                      | 4.5 V | 16                 |      | 20  |     |      |
|                 |                 |                                      | 6 V   | 14                 |      | 17  |     |      |
|                 |                 |                                      | 2 V   | 145                |      | 180 |     |      |
|                 |                 | SH/LD high before CLK↑               | 4.5 V | 29                 |      | 36  |     |      |
|                 |                 |                                      | 6 V   | 25                 |      | 31  |     |      |
|                 |                 |                                      | 2 V   | 80                 |      | 100 |     |      |
|                 |                 | SER before CLK↑                      | 4.5 V | 16                 |      | 20  |     |      |
|                 |                 | 6 V                                  | 14    |                    | 17   |     |     |      |
|                 |                 |                                      | 2 V   | 100                |      | 125 |     |      |
| t <sub>su</sub> | Setup time      | CLK INH low before CLK↑              | 4.5 V | 20                 |      | 25  |     | ns   |
|                 |                 |                                      | 6 V   | 17                 |      | 21  |     |      |
|                 |                 |                                      | 2 V   | 80                 |      | 100 |     |      |
|                 |                 | Data before CLK↑                     | 4.5 V | 16                 |      | 20  |     |      |
|                 |                 |                                      | 6 V   | 14                 |      | 17  |     |      |
|                 |                 |                                      | 2 V   | 40                 |      | 50  |     |      |
|                 |                 | CLR inactive before CLK <sup>↑</sup> | 4.5 V | 8                  |      | 10  |     |      |
|                 |                 |                                      | 6 V   | 7                  |      | 9   |     |      |
|                 |                 |                                      | 2 V   | 0                  |      | 0   |     |      |
|                 |                 | SH/LD high after CLK1                | 4.5 V | 0                  |      | 0   |     |      |
|                 |                 |                                      | 6 V   | 0                  |      | 0   |     |      |
|                 |                 |                                      | 2 V   | 5                  |      | 5   |     |      |
|                 |                 | SER after CLK <sup>↑</sup>           | 4.5 V | 5                  |      | 5   |     |      |
|                 |                 |                                      | 6 V   | 5                  |      | 5   |     |      |
| th              | Hold time       |                                      | 2 V   | 0                  |      | 0   |     | ns   |
|                 |                 | CLK INH high after CLK↑              | 4.5 V | 0                  |      | 0   |     |      |
|                 |                 |                                      | 6 V   | 0                  |      | 0   |     | -    |
|                 |                 |                                      | 2 V   | 5                  |      | 5   |     |      |
|                 |                 | Data after CLK↑                      | 4.5 V | 5                  |      | 5   |     |      |
|                 |                 |                                      | 6 V   | 5                  |      | 5   |     |      |



SCLS538A - AUGUST 2003 - REVISED APRIL 2008

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


| DADAMETER        | FROM    | то             | N     | T,  | ן = 25°C | ;   |     |     |      |
|------------------|---------|----------------|-------|-----|----------|-----|-----|-----|------|
| PARAMETER        | (INPUT) | (OUTPUT)       | VCC   | MIN | TYP      | MAX | MIN | MAX | UNIT |
|                  |         |                | 2 V   | 6   | 11       |     | 5   |     |      |
| fmax             |         |                | 4.5 V | 31  | 36       |     | 25  |     | MHz  |
|                  |         |                | 6 V   | 36  | 45       |     | 29  |     |      |
|                  |         |                | 2 V   |     | 62       | 120 |     | 150 |      |
| <sup>t</sup> PHL | CLR     | Q <sub>H</sub> | 4.5 V |     | 18       | 24  |     | 30  | ns   |
|                  |         |                | 6 V   |     | 13       | 20  |     | 26  |      |
|                  |         |                | 2 V   |     | 75       | 150 |     | 190 |      |
| <sup>t</sup> pd  | CLK     | QH             | 4.5 V |     | 15       | 30  |     | 38  | ns   |
| ·                |         |                | 6 V   |     | 13       | 26  |     | 32  |      |
|                  |         |                | 2 V   |     | 38       | 75  |     | 95  |      |
| tt               |         | Any            | 4.5 V |     | 8        | 15  |     | 19  | ns   |
|                  |         |                | 6 V   |     | 6        | 13  |     | 16  |      |

# operating characteristics, $T_A$ = 25°C

|                 | PARAMETER                     | TEST CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|-----------------|-----|------|
| C <sub>pd</sub> | Power dissipation capacitance | No load         | 50  | pF   |



SCLS538A - AUGUST 2003 - REVISED APRIL 2008



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

#### Figure 1. Load Circuit and Voltage Waveforms





11-Apr-2013

#### **PACKAGING INFORMATION**

| Orderable Device   | Status | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Top-Side Markings | Samples |
|--------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
|                    | (1)    |              | Drawing |      | Qty     | (2)                        |                  | (3)                |              | (4)               |         |
| SN74HC166AIDRQ1    | ACTIVE | SOIC         | D       | 16   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | HC166AI           | Samples |
| SN74HC166AIPWRG4Q1 | ACTIVE | TSSOP        | PW      | 16   | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | HC166AI           | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HC166A-Q1 :



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Apr-2013

• Enhanced Product: SN74HC166A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74HC166AIPWRG4Q1          | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC166AIPWRG4Q1 | TSSOP        | PW              | 16   | 2000 | 367.0       | 367.0      | 35.0        |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated