











SN74LVC2G126

SCES205M - APRIL 1999-REVISED SEPTEMBER 2016

# SN74LVC2G126 Dual Bus Buffer Gate With 3-State Outputs

#### **Features**

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4ns at 3.3V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output VOH Undershoot)  $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- $I_{\text{off}}$  Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the V<sub>CC</sub>
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 1000-V Charged-Device Model

# 2 Applications

- Cable Modem Termination Systems
- High-Speed Data Acquisition and Generation
- Military: Radars and Sonars
- Motor Controls: High-Voltage
- **Power Line Communication Modems**
- SSDs: Internal or External
- Video Broadcasting and Infrastructure: Scalable
- Video Broadcasting: IP-Based Multi-Format Transcoders
- Video Communication Systems

### 3 Description


These bus transceivers are designed for 1.65-V to 3.6-V V<sub>CC</sub> operation. The SN74LVC2G126 device is a dual line driver with 3-state output. The output is disabled when the output-enable input is low.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
SN74LVC2G126DCT	SM8 (8)	2.95 mm × 2.80 mm			
SN74LVC2G126DCU	VSSOP (8)	2.30 mm × 2.00 mm			
SN74LVC2G126YZP	DSBGA (8)	1.91 mm × 0.91 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**



Page



### **Table of Contents**

1	Features 1	8.2 Functional Block Diagram
2	Applications 1	8.3 Feature Description
3	Description 1	8.4 Device Functional Modes
4	Revision History2	9 Application and Implementation 10
5	Pin Configuration and Functions	9.1 Application Information 10
6	Specifications4	9.2 Typical Application1
٠	6.1 Absolute Maximum Ratings	10 Power Supply Recommendations 1
	6.2 ESD Ratings	11 Layout 1
	6.3 Recommended Operating Conditions	11.1 Layout Guidelines 1
	6.4 Thermal Information	11.2 Layout Example 1
	6.5 Electrical Characteristics	12 Device and Documentation Support 12
	6.6 Switching Characteristics, –40°C to +85°C	12.1 Receiving Notification of Documentation Updates 12
	6.7 Switching Characteristics, –40°C to +125°C 6	12.2 Community Resources
	6.8 Operating Characteristics	12.3 Trademarks
	6.9 Typical Characteristics	12.4 Electrostatic Discharge Caution
7	Parameter Measurement Information 8	12.5 Glossary12
8	Detailed Description9	13 Mechanical, Packaging, and Orderable
-	8.1 Overview	Information 12

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Deleted Machine Model from Features	
•	Deleted Machine Model from Features	1
•	Updated Device Information table	1
•	Updated pinout images and Pin Functions table	3
•	Added Operating junction temperature, T <sub>J</sub> in <i>Absolute Maximum Ratings</i>	4
•	Added Receiving Notification of Documentation Updates section and Community Resources section	12

# Added Applications, Device Information table, ESD Ratings table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations.

Hadatad Fastings
Information section.
section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable
section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations

CI	leted Ordering Information table.	age
•	Deleted Ordering Information table.	1
•	Updated operating temperature range	5


Submit Documentation Feedback

Changes from Revision K (November 2013) to Revision L


Copyright © 1999–2016, Texas Instruments Incorporated



# 5 Pin Configuration and Functions



See mechanical drawings for dimensions.



### **Pin Functions**

PIN			TYPE	DESCRIPTION					
NAME	SM8, VSSOP	DSBGA	ITFE	DESCRIPTION					
1A	2	B1	- 1	1A Input					
10E	1	A1	1	1OE Enable/Input					
1Y	6	C2	0	1Y Output					
2A	5	D2	ı	2A Input					
2OE	7	B2	1	2OE Enable/Input					
2Y	3	C1	0	2Y Output					
GND	4	D1	_	Ground Pin					
V <sub>CC</sub>	8	A2	_	Power Pin					



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			N	IIN	MAX	UNIT
$V_{CC}$	Supply voltage		_	0.5	6.5	V
VI	Input voltage (2)				6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)				6.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)				V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
Io	Continuous output current				±50	mA
	Continuous current through V <sub>CC</sub> or GND				±100	mA
$T_{J}$	Operating junction temperature				150	°C
T <sub>stg</sub>	Storage temperature		-	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
	discharge	discharge Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
.,	Ouranteersterne	Operating	1.65	5.5	
$V_{CC}$	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
$V_{IH}$	High level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{CC}$		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
\ <i>(</i>	Low level input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V
$V_{IL}$	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	
VI	Input voltage	·	0	5.5	V
V <sub>O</sub>	Output voltage	High or low state	0	$V_{CC}$	V
	Output voltage	3-state	0	5.5	V
		V <sub>CC</sub> = 1.65 V		-4	
		$V_{CC} = 2.3 \text{ V}$		-8	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V		-16	mA
		vcc = 3 v		-24	
		$V_{CC} = 4.5 \text{ V}$		-32	
		V <sub>CC</sub> = 1.65 V		4	
		$V_{CC} = 2.3 \text{ V}$		8	
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 3 V		16	mA
		vcc = 3 v		24	
		$V_{CC} = 4.5 \text{ V}$		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
$T_A$	Operating free-air temperature		-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*,SCBA004.

# 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DCT (SM8)	DCU (VSSOP)	YZP (DSBGA)	UNIT
			8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220	227	102	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLIANCE	V	T <sub>A</sub>	= 25°C		-40°C to +8	35°C	-40°C to +1	UNIT		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	VAN	MIN	MAX	MIN	MAX	UNII	
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2		1.2			
$V_{OH}$	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9		1.9		V	
	$I_{OH} = -16 \text{ mA}$	3 V	2.4			2.4		2.4			
	I <sub>OH</sub> = -24 mA	3 V	2.3			2.3		2.3			
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			3.8		3.8			
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1		0.1		0.1		
	I <sub>OL</sub> = 4 mA	1.65 V			0.45		0.45		0.45		
$V_{OL}$	I <sub>OL</sub> = 8 mA	2.3 V			0.3		0.3		0.3	V	
02	I <sub>OL</sub> = 16 mA	2.1/			0.4		0.4		0.4		
	I <sub>OL</sub> = 24 mA	3 V			0.55		0.55		0.55		
	I <sub>OL</sub> = 32 mA	4.5 V			0.55		0.55		0.75		
I <sub>I</sub> A or OE inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5		±5		±5	μA	
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	0			±10		±10		±10	μΑ	
I <sub>OZ</sub>	V <sub>O</sub> = 0 to 5.5 V	3.6 V			10		10		10	μΑ	
Icc	$V_I = 5.5 \text{ V or GND}$ $I_O = 0$	1.65 V to 5.5 V			10		10		10	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V			500		500		500	μA	
Data inputs	V – V or CND	221/		3.5						n.E	
Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V		4						pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		6.5						pF	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### 6.6 Switching Characteristics, -40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			-40°C to +85°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A	Υ	3.5	9.8	1.7	4.9	1.4	4	1	3.2	ns
t <sub>en</sub>	OE	Y	3.5	10	1.7	5	1.5	4.1	1	3.1	ns
t <sub>dis</sub>	OE	Υ	1.7	12.6	1	5.7	1	4.4	1	3.3	ns

# 6.7 Switching Characteristics, -40°C to +125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			`			, ,	•	,				
			-40°C to +125°C									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.15		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>	Α	Υ	3.5	10.8	1.7	5.9	1.4	5	1	3.7	ns	
t <sub>en</sub>	OE	Y	3.5	11	1.7	6	1.5	5.1	1	3.6	ns	
t <sub>dis</sub>	OE	Υ	1.7	13.6	1	6.7	1	5.4	1	3.8	ns	





# 6.8 Operating Characteristics

 $T_A = 25^{\circ}$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT	
C	Power dissipation	Outputs enabled	f = 10 MHz	19	19	20	22	n.E	
$C_{pd}$	capacitance	Outputs disabled	I = IO WINZ	2	2	2	3	pF	


# 6.9 Typical Characteristics








#### 7 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$\mathbf{V}_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

.,	INI	PUTS		V		-	.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>∟</sub>	R <sub>⊾</sub>	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$2.5~V~\pm~0.2~V$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 Ω	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\circ}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $t_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated



### 8 Detailed Description


#### 8.1 Overview

The SN74LVC2G126 device contains a dual buffer gate with output enable control and performs the Boolean function Y = A.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

# 8.2 Functional Block Diagram



### 8.3 Feature Description

- 1.65 V to 5.5 V operating voltage range
- · Allows down voltage translation
  - 5 V to 3.3 V
  - 5 V or 3.3 V to 1.8V
- Inputs accept voltages to 5.5 V
  - 5-V tolerance on input pin
- I<sub>off</sub> feature
  - Allows voltage on the inputs and outputs when V<sub>CC</sub> is 0 V
  - Able to prevent leakage when V<sub>CC</sub> is 0 V

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of SN74LVC2G126.

**Table 1. Function Table** 

INP	JTS	OUTPUT				
OE	Α	Y				
Н	Н	Н				
Н	L	L				
L	X	Z				



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LVC2G126 device is a high-drive CMOS device that can be used as an output enabled buffer with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to  $V_{\rm CC}$ .

# 9.2 Typical Application




Figure 4. Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive also creates faster edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommended Output Conditions:
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.

Submit Documentation Feedback



### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 5. I<sub>CC</sub> vs Frequency

# 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended. If there are multiple  $V_{CC}$  terminals then 0.01- $\mu$ F or 0.022- $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. Install the bypass capacitor as close to the power terminal as possible for the best results.

# 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This does not disable the input section of the I/Os so they also cannot float when disabled.

#### 11.2 Layout Example

Copyright © 1999-2016, Texas Instruments Incorporated




Figure 6. Layout Diagram



### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





15-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC2G126DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26 Z	Samples
74LVC2G126DCUTG4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26R	Samples
SN74LVC2G126DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26 Z	Samples
SN74LVC2G126DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C26Q ~ C26R)	Samples
SN74LVC2G126DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C26Q ~ C26R)	Samples
SN74LVC2G126YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	(CN7 ~ CNN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

15-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC2G126:

Enhanced Product: SN74LVC2G126-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2020

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC2G126DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 18-Jan-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC2G126DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G126DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G126DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G126YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCT (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated