

Sample &

Buv





SN74LVC2G74

SCES203P - APRIL 1999-REVISED JULY 2016

SN74LVC2G74 Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

Technical

Documents

1 Features

- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.9 ns at 3.3 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

2 Applications

- Servers
- LED displays
- Network switch
- Telecom infrastructure
- Motor drivers
- I/O Expanders

3 Description

Tools &

Software

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V $V_{\rm CC}$ operation.

Support &

Community

....

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.


This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE |
|-------------|-----------|-------------------|
| | SM8 (8) | 2.95 mm × 2.80 mm |
| SN74LVC2G74 | VSSOP (8) | 2.30 mm × 2.00 mm |
| | DSBGA (8) | 1.91 mm × 0.91 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



2

Table of Contents

| 1 | Feat | ures | 1 |
|---|-------|--------------------------------------------|---|
| 2 | App | lications | 1 |
| 3 | Desc | cription | 1 |
| 4 | Revi | sion History | 2 |
| 5 | Pin (| Configuration and Functions | 3 |
| 6 | Spec | cifications | 4 |
| | 6.1 | Absolute Maximum Ratings | 4 |
| | 6.2 | ESD Ratings | 4 |
| | 6.3 | Recommended Operating Conditions | 5 |
| | 6.4 | Thermal Information | 5 |
| | 6.5 | Electrical Characteristics | 6 |
| | 6.6 | Timing Requirements, -40°C to +85°C | 6 |
| | 6.7 | Timing Requirements, -40°C to +125°C | 6 |
| | 6.8 | Switching Characteristics, -40°C to +85°C | 7 |
| | 6.9 | Switching Characteristics, -40°C to +125°C | 7 |
| | 6.10 | Operating Characteristics | 7 |
| | 6.11 | Typical Characteristics | 7 |
| 7 | Para | meter Measurement Information | 8 |
| 8 | Deta | iled Description | 9 |

| | 8.1 | Overview |
|----|------|----------------------------------------------------|
| | 8.2 | Functional Block Diagram 9 |
| | 8.3 | Feature Description |
| | 8.4 | Device Functional Modes |
| 9 | Арр | lication and Implementation 10 |
| | 9.1 | Application Information 10 |
| | 9.2 | Typical Power Button Circuit 10 |
| 10 | Pow | ver Supply Recommendations 11 |
| 11 | Lay | out 12 |
| | 11.1 | Layout Guidelines 12 |
| | 11.2 | Layout Example 12 |
| 12 | Dev | ice and Documentation Support 13 |
| | 12.1 | Receiving Notification of Documentation Updates 13 |
| | 12.2 | Community Resources 13 |
| | 12.3 | Trademarks 13 |
| | 12.4 | Electrostatic Discharge Caution 13 |
| | 12.5 | Glossary 13 |
| 13 | Mec | hanical, Packaging, and Orderable |
| | | mation 13 |
| | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| C | hanges from Revision O (January 2015) to Revision P | Page |
|---|-----------------------------------------------------------------------------------------------|------|
| • | Changed SSOP to SM8 in Device Information table | 1 |
| • | Updated pinout images to new format | 3 |
| • | Added pin number for DSBGA package in Pin Functions table | 3 |
| • | Changed 6 PINS to 8 PINS in Thermal Information table | 5 |
| • | Changed 23 to 2.3 for t _{su} data in <i>Timing Requirements, -40°C to</i> +125°C | 6 |
| • | Added Receiving Notification of Documentation Updates section and Community Resources section | 13 |

Changes from Revision N (July 2013) to Revision O

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

Changes from Revision M (February 2007) to Revision N

| • | Changed I _{off} description in <i>Features</i> | 1 |
|---|---------------------------------------------------------------------------------------------------------|---|
| • | Added parameter values for -40 to +125°C temperature ratings in <i>Electrical Characteristics</i> table | 6 |
| • | Changed Timing Requirements, -40°C to +85°C table | 6 |
| • | Added Timing Requirements, -40°C to +125°C table | 6 |
| • | Changed Switching Characteristics, -40°C to +85°C table | 7 |
| • | Added Switching Characteristics, -40°C to +125°C table | 7 |
| | | |

Copyright © 1999-2016, Texas Instruments Incorporated

| Texas |
|-------------|
| INSTRUMENTS |

. 3


Page

Page

www.ti.com



5 Pin Configuration and Functions



See mecahnical drawings for dimensions.

| Pin Functions | 5 |
|----------------------|---|
|----------------------|---|

| PIN | | | TYPE | DECODIDITION | |
|-----------------|------------|-------|------|----------------------------------------------|--|
| NAME | VSSOP, SM8 | DSBGA | ТҮРЕ | DESCRIPTION | |
| CLK | 1 | A1 | I | Clock input | |
| CLR | 6 | C2 | I | Clear input - Pull low to set Q output low | |
| D | 2 | B1 | I | Input | |
| GND | 4 | D1 | — | Ground | |
| Q | 5 | D2 | 0 | Output | |
| Q | 3 | C1 | 0 | Inverted output | |
| PRE | 7 | B2 | I | Preset input - Pull low to set Q output high | |
| V _{CC} | 8 | A2 | — | Supply | |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--------------------------------------------------|---------------------------------------------|------|-----------------------|------|
| V_{CC} | Supply voltage | | -0.5 | 6.5 | V |
| VI | Input voltage ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high- | impedance or power-off state ⁽²⁾ | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high | or low state ⁽²⁾⁽³⁾ | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| lo | Continuous output current | | | ±50 | mA |
| | Continuous current through V_{CC} or GND | | | ±100 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

| PARAMETER DEFINITION | | VALUE | UNIT | |
|----------------------|---------------|------------------------------------------------------------------------------------------|------|---|
| | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | 2000 | |
| V _(ESD) | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | 1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT | |
|---------------------|------------------------------------|------------------------------------------------------|----------------------|----------------------|------|--|
| V | Supply voltage | Operating | 1.65 | 5.5 | V | |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | v | |
| | | $V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$ | $0.65 \times V_{CC}$ | | | |
| V | High-level input voltage | V_{CC} = 2.3 V to 2.7 V | 1.7 | | V | |
| V _{IH} | High-level liput voltage | V_{CC} = 3 V to 3.6 V | 2 | | v | |
| | | V_{CC} = 4.5 V to 5.5 V | $0.7 \times V_{CC}$ | | | |
| | | $V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$ | | $0.35 \times V_{CC}$ | | |
| | | V _{CC} = 2.3 V to 2.7 V | | 0.7 | V | |
| V _{IL} | Low-level input voltage | $V_{CC} = 3 V$ to 3.6 V | | 0.8 | v | |
| | | V_{CC} = 4.5 V to 5.5 V | | $0.3 \times V_{CC}$ | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | V | |
| | | V _{CC} = 1.65 V | | -4 | | |
| | High-level output current | V _{CC} = 2.3 V | | -8 | | |
| I _{OH} | | $V_{CC} = 3 V$ | | -16 | mA | |
| | | $v_{\rm CC} = 3 v$ | | -24 | | |
| | | $V_{CC} = 4.5 V$ | | -32 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | | V _{CC} = 2.3 V | | 8 | | |
| I _{OL} | Low-level output current | $V_{CC} = 3 V$ | | 16 | mA | |
| | | $v_{\rm CC} = 3 v$ | | 24 | | |
| | | $V_{CC} = 4.5 V$ | | 32 | I | |
| | | V_{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V | | 20 | | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | 10 | | ns/V | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | | | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

| | | SN74LVC2G74 | | | |
|-------------------------------|------------------------------------------------------------------------|-------------|-----|-----|------|
| THERMAL METRIC ⁽¹⁾ | | DCT DCU YZP | | | UNIT |
| | | 8 PINS | | | |
| R_{\thetaJA} | R _{BJA} Junction-to-ambient thermal resistance ⁽²⁾ | | 227 | 102 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC2G74

SCES203P - APRIL 1999-REVISED JULY 2016

INSTRUMENTS

EXAS

www.ti.com

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | | | | | -40°C | to +125°C | |
|---------------------------|--------------------------------------------------------------------|-------------------|-----------------------|------------------------|-----------------------|-----------|------|
| PARAMETER | TEST CONDITIONS | V _{cc} | -40°C | to +85°C | Recon | nmended | UNIT |
| | | | MIN | TYP ⁽¹⁾ MAX | MIN | ΤΥΡ ΜΑΧ | |
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} – 0.1 | | V _{CC} - 0.1 | | |
| | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | | 1.2 | | |
| N/ | I _{OH} = -8 mA | 2.3 V | 1.9 | | 1.85 | | v |
| V _{OH} | I _{OH} = -16 mA | 3 V | 2.4 | | 2.4 | | v |
| | I _{OH} = -24 mA | 3 V | 2.3 | | 2.3 | | |
| | I _{OH} = -32 mA | 4.5 V | 3.8 | | 3.8 | | |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | | 0.1 | | 0.1 | |
| | $I_{OL} = 4 \text{ mA}$ | 1.65 V | | 0.45 | | 0.45 | |
| N/ | $I_{OL} = 8 \text{ mA}$ | 2.3 V | | 0.3 | | 0.3 | v |
| V _{OL} | I _{OL} = 16 mA | 3 V | | 0.4 | | 0.4 | v |
| | I _{OL} = 24 mA | 3 V | | 0.55 | | 0.55 | |
| | I _{OL} = 32 mA | 4.5 V | | 0.55 | | 0.55 | |
| II Data or control inputs | V _I = 5.5 V or GND | 0 to 5.5 V | | ±5 | | ±5 | μA |
| I _{off} | V_{I} or V_{O} = 5.5 V | 0 | | ±10 | | ±10 | μΑ |
| I _{CC} | $V_{\rm I}$ = 5.5 V or GND, $I_{\rm O}$ = | 0 1.65 V to 5.5 V | | 10 | | 10 | μΑ |
| Δl _{CC} | One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND | 3 V to 5.5 V | | 500 | | 500 | μA |
| Ci | V _I = V _{CC} or GND | 3.3 V | | 5 | | 5 | pF |

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

6.6 Timing Requirements, -40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| | | | | −40°C to +85°C | | | | | | | | | | |
|--------------------|----------|-------------|-------------------------------------|----------------|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|--|--|--|
| PARAMETER | FROM | то | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT | | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | | |
| f _{clock} | • | | | 80 | | 175 | | 175 | | 200 | MHz | | | |
| | C | CLK | 6.2 | | 2.7 | | 2.7 | | 2 | | | | | |
| L _W | PRE or | CLR low | 6.2 | | 2.7 | | 2.7 | | 2 | | ns | | | |
| | C | Data | | | 1.7 | | 1.3 | | 1.1 | | | | | |
| l _{su} | PRE or C | LR inactive | 1.9 | | 1.4 | | 1.2 | | 1 | | ns | | | |
| t _h | | | 0 | | 0.3 | | 1.2 | | 0.5 | | ns | | | |

6.7 Timing Requirements, -40°C to +125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| | | | –40°C to +125°C | | | | | | | | | | |
|--------------------|----------|--------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|--|--|
| PARAMETER | FROM | то | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | |
| f _{clock} | • | | | 80 | | 120 | | 120 | | 140 | MHz | | |
| | (| CLK | | | 3.5 | | 3.5 | | 3.3 | | 20 | | |
| t _w | PRE or | r CLR low | 6.2 | | 3.5 | | 3.5 | | 3.3 | | ns | | |
| | E | Data | | | 2.3 | | 1.9 | | 1.7 | | 20 | | |
| l _{su} | PRE or C | CLR inactive | 1.9 | | 2 | | 1.8 | | 1.6 | | ns | | |
| t _h | | | 0 | | 0.3 | | 0.5 | | 0.5 | | ns | | |



6.8 Switching Characteristics, -40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| | | | –40°C to +85°C | | | | | | | | | |
|---------------------|----------------|--------|-------------------------------------|------|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|--|
| PARAMETER | FROM | то | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT | |
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 80 | | 175 | | 175 | | 200 | | MHz | |
| t _{pd} CLK | 01.14 | Q | 4.8 | 13.4 | 2.2 | 7.1 | 2.2 | 5.9 | 1.4 | 4.1 | | |
| | Q | 6 | 14.4 | 3 | 7.7 | 2.6 | 6.2 | 1.6 | 4.4 | ns | | |
| | PRE or CLR low | Q or Q | 4.4 | 12.9 | 2.3 | 7 | 1.7 | 5.9 | 1.6 | 4.1 | | |

6.9 Switching Characteristics, -40°C to +125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


| | | | –40°C to +125°C | | | | | | | | | | |
|------------------|----------------|--------|-------------------------------------|------|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|--|--|
| PARAMETER | FROM | то | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | |
| f _{max} | | | 80 | | 120 | | 120 | | 140 | | MHz | | |
| | CLK | Q | 4.8 | 14.4 | 2.2 | 8.1 | 2.2 | 6.9 | 1.4 | 5.1 | | | |
| t _{pd} | | Q | 6 | 16 | 3 | 9.7 | 2.6 | 7.2 | 1.6 | 5.4 | ns | | |
| | PRE or CLR low | Q or Q | 4.4 | 14.9 | 2.3 | 9.5 | 1.7 | 7.9 | 1.6 | 6.1 | | | |

6.10 Operating Characteristics

 $T_A = 25^{\circ}C$


| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V | $V_{CC} = 2.5 V$ | $V_{CC} = 3.3 V$ | $V_{CC} = 5 V$ | UNIT | |
|-----------------|-------------------------------|-----------------|-------------------------|------------------|------------------|----------------|-------|--|
| | | | TYP | TYP | TYP | TYP | U.I.I | |
| C _{pd} | Power dissipation capacitance | f = 10 MHz | 35 | 35 | 37 | 40 | pF | |

6.11 Typical Characteristics




Copyright © 1999–2016, Texas Instruments Incorporated


7 Parameter Measurement Information




| TEST | S1 |
|------------------------------------|------------|
| t _{PLH} /t _{PHL} | Open |
| t_{PLZ}/t_{PZL} | V_{LOAD} |
| t _{PHZ} /t _{PZH} | GND |


| | INF | PUTS | | | | _ | |
|-----------------|-----------------|---------|--------------------|---------------------|-------|--------------|--------|
| V _{cc} | V | t,/t, | V _M | VLOAD | C | R | V |
| 1.8 V ± 0.15 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 30 pF | 1 k Ω | 0.15 V |
| 2.5 V ± 0.2 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 30 pF | 500 Ω | 0.15 V |
| 3.3 V ± 0.3 V | 3 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| $5 V \pm 0.5 V$ | V _{cc} | ≤2.5 ns | V _{cc} /2 | 2 × V _{cc} | 50 pF | 500 Ω | 0.3 V |





INVERTING AND NONINVERTING OUTPUTS





NOTES: A. C_{L} includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PHZ} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{en} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

8




8 Detailed Description

8.1 Overview

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



8.3 Feature Description

- Allows down voltage translation
 - 5 V to 3.3 V
 - 5 V or 3.3 V to 1.8V
- Inputs accept voltage levels up to 5.5 V
- I_{off} Feature
 - Can prevent backflow current that can damage device when powered down.

8.4 Device Functional Modes

Table 1 shows the functional modes of SN74LVC2G74.

Table 1. Function Table

| | INP | UTS | | OUTPUTS | | | | |
|-----|-----|-----|---|------------------|------------------|--|--|--|
| PRE | CLR | CLK | D | Q | Q | | | |
| L | Н | Х | Х | Н | L | | | |
| Н | L | Х | Х | L | Н | | | |
| L | L | Х | Х | H ⁽¹⁾ | H ⁽¹⁾ | | | |
| Н | Н | ↑ | Н | н | L | | | |
| Н | Н | ↑ | L | L | Н | | | |
| Н | Н | L | Х | Q ₀ | \overline{Q}_0 | | | |

(1) This configuration is non-stable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

Texas Instruments

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The resistor and capacitor at the $\overline{\text{CLR}}$ pin are optional. If they are not used, the $\overline{\text{CLR}}$ pin should be connected directly to V_{CC} to be inactive.

9.2 Typical Power Button Circuit




Figure 4. Device Power Button Circuit

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure


1. Recommended Input Conditions:

- For rise time and fall time specifications, see ($\Delta t/\Delta V$) in *Recommended Operating Conditions* table.
- For specified high and low levels, see (V_{IH} and V_{IL}) in *Recommended Operating Conditions* table.
- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend Output Conditions:
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.



Typical Power Button Circuit (continued)

9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended and if there are multiple V_{CC} terminals then .01- μ F or .022- μ F capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

TEXAS INSTRUMENTS

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 7. Layout Diagram



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



26-Sep-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | 0 | Pins | 0 | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|------------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC2G74DCT3 | ACTIVE | SM8 | DCT | 8 | 3000 | Pb-Free (RoHS) | CU SNBI | Level-1-260C-UNLIM | -40 to 125 | C74 Z | Samples |
| SN74LVC2G74DCTR | ACTIVE | SM8 | DCT | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74 Z | Samples |
| SN74LVC2G74DCTRE4 | ACTIVE | SM8 | DCT | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74 Z | Samples |
| SN74LVC2G74DCTRE6 | ACTIVE | SM8 | DCT | 8 | 3000 | Pb-Free (RoHS) | CU SNBI | Level-1-260C-UNLIM | -40 to 125 | C74 Z | Samples |
| SN74LVC2G74DCTRG4 | ACTIVE | SM8 | DCT | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74 Z | Samples |
| SN74LVC2G74DCUR | ACTIVE | VSSOP | DCU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | (74, C74Q, C74R) CZ | Samples |
| SN74LVC2G74DCURE4 | ACTIVE | VSSOP | DCU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74R | Samples |
| SN74LVC2G74DCURG4 | ACTIVE | VSSOP | DCU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74R | Samples |
| SN74LVC2G74DCUT | ACTIVE | VSSOP | DCU | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | (C74Q, C74R) | Samples |
| SN74LVC2G74DCUTE4 | ACTIVE | VSSOP | DCU | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74R | Samples |
| SN74LVC2G74DCUTG4 | ACTIVE | VSSOP | DCU | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C74R | Samples |
| SN74LVC2G74YZPR | ACTIVE | DSBGA | YZP | 8 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | CPN | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



PACKAGE OPTION ADDENDUM

26-Sep-2018

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G74 :

Automotive: SN74LVC2G74-Q1

Enhanced Product: SN74LVC2G74-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74LVC2G74DCT3 | SM8 | DCT | 8 | 3000 | 180.0 | 13.0 | 3.35 | 4.5 | 1.55 | 4.0 | 12.0 | Q3 |
| SN74LVC2G74DCTR | SM8 | DCT | 8 | 3000 | 180.0 | 13.0 | 3.35 | 4.5 | 1.55 | 4.0 | 12.0 | Q3 |
| SN74LVC2G74DCTRE6 | SM8 | DCT | 8 | 3000 | 180.0 | 13.0 | 3.35 | 4.5 | 1.55 | 4.0 | 12.0 | Q3 |
| SN74LVC2G74DCUR | VSSOP | DCU | 8 | 3000 | 180.0 | 9.0 | 2.05 | 3.3 | 1.0 | 4.0 | 8.0 | Q3 |
| SN74LVC2G74DCUR | VSSOP | DCU | 8 | 3000 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| SN74LVC2G74DCURG4 | VSSOP | DCU | 8 | 3000 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| SN74LVC2G74DCUTG4 | VSSOP | DCU | 8 | 250 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| SN74LVC2G74YZPR | DSBGA | YZP | 8 | 3000 | 178.0 | 9.2 | 1.02 | 2.02 | 0.63 | 4.0 | 8.0 | Q1 |

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Jan-2020



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74LVC2G74DCT3 | SM8 | DCT | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| SN74LVC2G74DCTR | SM8 | DCT | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| SN74LVC2G74DCTRE6 | SM8 | DCT | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| SN74LVC2G74DCUR | VSSOP | DCU | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| SN74LVC2G74DCUR | VSSOP | DCU | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC2G74DCURG4 | VSSOP | DCU | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC2G74DCUTG4 | VSSOP | DCU | 8 | 250 | 202.0 | 201.0 | 28.0 |
| SN74LVC2G74YZPR | DSBGA | YZP | 8 | 3000 | 220.0 | 220.0 | 35.0 |

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCT (R-PDSO-G8) PLASTIC SMALL OUTLINE Example Board Layout Example Stencil Design (Note C,E) (Note D) - 6x0,65 - 6x0,65 8x0,25-8x1,55 3,40 3,40 Non Solder Mask Defined Pad Example Pad Geometry -0,30 (Note C) 1,60 Example -0,07 Non-solder Mask Opening All Around (Note E) 4212201/A 10/11

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated