# SN74S1050 12-BIT SCHOTTKY BARRIER DIDDE BUS-TERMINATION ARRAY

SDLS015A D3228, JULY 1989-REVISED MARCH 1990

- Designed to Reduce Reflection Noise
- Repetitive Peak Forward Current . . .
   200 mA
- 12-Bit Array Structure Suited for Bus-Oriented Systems
- ESD Protection Exceeds 10 kV Per MIL-STD-883C, Method 3015
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs


#### D OR N PACKAGE (TOP VIEW) D01 1 U16 D12 D02 [ 15 D11 D03 [ 3 14 D10 13 GND GND □4 12 GND GND [5 11 D09 D04 🛮 6 10 D08 D05 🗆 7 9 D07 D06 🗌 8

#### description

This Schottky barrier diode bus-termination array is designed to reduce reflection noise on memory bus lines. This device consists of a 12-bit high-speed Schottky diode array suitable for a clamp to GND.

The SN74S1050 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### schematic diagram



# SN74S1050 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATION ARRAY

D3228, JULY 1989-REVISED MARCH 1990

## 

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### single-diode operation (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN TYP§	MAX	UNIT	
1 <sub>R</sub>	Static reverse current	V <sub>R</sub> = 7 V		5	μΑ	
.,	8	ip = 18 mA	0.75	0.95	٧	
٧F	Static forward voltage	IF = 50 mA	0.95	1.2		
VEM	Peak forward voltage	lp = 200 mA	1.45		٧	
	-	$V_R = 0$ , $f = 1 MHz$	5	10	pF	
Ст	Total capacitance	$V_R = 2 V$ , $f = 1 MHz$	4	8	DF	

NOTE 1: Test conditions and limits apply separately to each of the diodes. The diodes not under test are open-circuited during the measurement of these characteristics.

#### multiple-diode operation

ſ	PARAMETER	PARAMETER TEST CONDITIONS						
	l limitaria di anagonalita access	Total I <sub>F</sub> = 1 A, See Note 2	0.6	2	mΑ			
	IX internal crosstalk curre	Total Ic = 198 mA, See Note 2		0.02 0.2	IIIA			

 $<sup>^{\</sup>S}$ All typical values are at  $^{T}A = 25 \,^{\circ}C$ .

NOTE 2. I $\chi$  is measured under the following conditions with one diode static and all others switching: Switching diodes:  $t_W = 100~\mu s$ , duty cycle = 20%; static diode:  $V_R = 5~V$ . The static diode's input current is the internal crosstalk current  $I\chi$ .

### switching characteristics at 25°C free-air temperature (see Figures 1 and 2)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>rr</sub>	Reverse recovery time	$i_F = 10$ mA, $i_{RM(REC)} = 10$ mA, $i_{R(REC)} = 1$ mA, $R_L = 100 \Omega$		8	16	ns



<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>‡</sup>These values apply for  $t_W \le 100 \mu s$ , duty cycle  $\le 20\%$ .

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. FORWARD RECOVERY VOLTAGE




FIGURE 2. REVERSE RECOVERY TIME

NOTES: A. The input pulse is supplied by a pulse generator having the following characteristics:  $t_{\Gamma} = 20$  ns,  $Z_{OUT} = 50 \Omega$ , f = 500 Hz, duty cycle = 0.01.

- B. The output waveform is monitored by an oscilloscope having the following characteristics:  $t_f \le 350$  ps.  $R_{in} = 50 \Omega$ ,  $C_{in} = \le 5$  pF.
- C. The input pulse is supplied by a pulse generator having the following characteristics:  $t_f = 0.5$  ns,  $Z_{DUL} = 50 \Omega$ ,  $t_W = \geq 50$  ns, duty cycle  $\leq 0.01$ .

#### **APPLICATION INFORMATION**

Large negative transients occurring at the inputs of memory devices (DRAMs, SRAMs, EPROMs, etc.), or on the CLOCK lines of many clocked devices can result in improper operation of the device. The SN74S1050 and SN74S1052 diode termination arrays help suppress negative transients caused by transmission line reflections, crosstalk, and switching noise.

Diode terminations have several advantages when compared to resistor termination schemes. Split resistor or Thevenin equivalent termination can cause a substantial increase in power consumption. The use of a single resistor to Ground to terminate a line usually results in degradation of the output high level, resulting in reduced noise immunity. Series damping resistors placed on the outputs of the driver will reduce negative transients, but can also increase propagation delays down the line, as a series resistor reduces the output drive capability of the driving device. Diode terminations have none of these drawbacks.

The operation of the diode arrays in reducing negative transients is explained in the following figures. The diode conducts current whenever the voltage reaches a negative value large enough for the diode to turn on. Suppression of negative transients by the diode tracks the current-voltage characteristic curve for the diode. A typical current-voltage curve for the SN74S1050/S1052 is shown in Figure 3.

To illustrate how the diode arrays act to reduce negative transients at the end of a transmission line, the test setup in Figure 4 was evaluated. The resulting waveforms with and without the diode are shown in Figure 5.

The maximum effectiveness of the diode in suppressing negative transients occurs when they are placed at the end of a line and/or the end of a long stub branching off a main transmission line. The diodes can also be used to reduce the negative transients that occur due to discontinuities in the middle of a line. An example of this is a slot in a backplane that is provided for an add-on card.




FIGURE 3. TYPICAL CURRENT-VOLTAGE CURVE




FIGURE 4. DIODE TEST SETUP




FIGURE 5. SCOPE DISPLAY



## PACKAGE OPTION ADDENDUM

10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74S1050D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1050	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Jun-2014

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated