

SN8P2200 Series

USER'S MANUAL

SN8P2204 SN8P2203 SN8P2202 SN8P22021 SN8P2201

SONIX 8-Bit Micro-Controller

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



AMENDMENT HISTORY

Version	Date	Description						
VER 0.1	Aug. 2005	1. First issue.						
		2. ADD BROWN-OUT circuit.						
VER 0.2	Dec. 2005	 Modify Topr value. Modify Brown-Out Reset description. Modify M2IDE 1.08 Remove power consumption(Pc) Modify ELECTRICAL CHARACTERISTIC. 						
VER 0.3	Feb. 2006	 Modify operating voltage 3.0V~5.5V. Modify UPID register bit definition of register table. Modify UBDE bit definition, 0:disable, 1: enable. Update IDE display picture of development tools section. Modify OTP program pin number of section 14. 						
VER1.0	Nov. 2006	 Modify ELECTRICAL CHARACTERISTIC. Modify USB register naming Modify code option IHRC description Modify P0UR register 						
VER1.1	Jan.2007	Modify PS2 Host to device diagram						
VER1.3	Nov. 2007	1.Modify 9.5.3 UE1R to UE3R's bit description						
VER1.3k	Nov.2007	Modify chapter 13. The minimum working voltage of USB mode = 3.6 volts and the VREG voltage will between 3.2 ~ 3.5 volts.						
VER1.4	Dec.2007	Modify chapter 13. Typing error. Add new 2201 QFN package						
VER1.5	Feb.2008	Modify chapter 13. The minimum working voltage of USB mode = 3.3 volts and the VREG voltage will between 3.1 ~ 3.5 volts.						
VER1.6	Mar. 2008	 Modify the 9.5.10 the USTATUS register bit 6's description. Add chapter 16 marking definition 						
VER1.7	May. 2008	Add SN8P22021						



Table of Content

AMENDMENT HISTORY	2
1 PRODUCT OVERVIEW	8
1.1 FEATURES	
1.2 SYSTEM BLOCK DIAGRAM	
1.3 PIN ASSIGNMENT	
1.4 PIN DESCRIPTIONS	
1.5 PIN CIRCUIT DIAGRAMS	14
2 CENTRAL PROCESSOR UNIT (CPU)	15
2.1 MEMORY MAP	
2.1.1 PROGRAM MEMORY (ROM)	
2.1.1.1 RESET VECTOR (0000H)	
2.1.1.2 INTERRUPT VECTOR (0008H)	17
2.1.1.3 LOOK-UP TABLE DESCRIPTION	19
2.1.1.4 JUMP TABLE DESCRIPTION	21
2.1.1.5 CHECKSUM CALCULATION	23
2.1.2 CODE OPTION TABLE	
2.1.3 DATA MEMORY (RAM)	
2.1.4 SYSTEM REGISTER	
2.1.4.1 SYSTEM REGISTER TABLE	
2.1.4.2 SYSTEM REGISTER DESCRIPTION	
2.1.4.3 BIT DEFINITION of SYSTEM REGISTER	
2.1.4.4 ACCUMULATOR	
2.1.4.5 PROGRAM FLAG	
2.1.4.6 PROGRAM COUNTER	31
2.1.4.7 Y, Z REGISTERS	
2.1.4.8 R REGISTERS	
2.2 ADDRESSING MODE	
2.2.1 IMMEDIATE ADDRESSING MODE	
2.2.2 DIRECTLY ADDRESSING MODE	
2.2.3 INDIRECTLY ADDRESSING MODE	
2.3 STACK OPERATION	
2.3.1 OVERVIEW	
2.3.2 STACK REGISTERS	
2.3.3 STACK OPERATION EXAMPLE	39
3 RESET	40



3.1 OVERVIEW	40
3.2 POWER ON RESET	42
3.3 WATCHDOG RESET	42
3.4 BROWN OUT RESET	43
3.4.1 BROWN OUT DESCRIPTION	43
3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION	44
3.4.3 BROWN OUT RESET IMPROVEMENT	45
3.5 EXTERNAL RESET	46
3.6 EXTERNAL RESET CIRCUIT	46
3.6.1 Simply RC Reset Circuit	46
3.6.2 Diode & RC Reset Circuit	47
3.6.3 Zener Diode Reset Circuit	47
3.6.4 Voltage Bias Reset Circuit	48
3.6.5 External Reset IC	48
4 SYSTEM CLOCK	49
4.1 OVERVIEW	49
4.2 CLOCK BLOCK DIAGRAM	49
4.3 OSCM REGISTER	50
4.4 SYSTEM HIGH CLOCK	51
4.4.1 INTERNAL HIGH RC	51
4.4.2 EXTERNAL HIGH CLOCK	51
4.4.2.1 CRYSTAL/CERAMIC	51
4.5 SYSTEM LOW CLOCK	52
4.5.1 SYSTEM CLOCK MEASUREMENT	53
5 SYSTEM OPERATION MODE	54
5.1 OVERVIEW	54
5.2 SYSTEM MODE SWITCHING EXAMPLE	55
5.3 WAKEUP	57
5.3.1 OVERVIEW	57
5.3.2 WAKEUP TIME	57
6 INTERRUPT	58
6.1 OVERVIEW	58
6.2 INTEN INTERRUPT ENABLE REGISTER	59
6.3 INTRQ INTERRUPT REQUEST REGISTER	60
6.4 GIE GLOBAL INTERRUPT OPERATION	60
6.5 PUSH, POP ROUTINE	61
6.6 INT0 (P0.0) INTERRUPT OPERATION	62
6.7 T0 INTERRUPT OPERATION	64



6.8 TC0 INTERRUPT OPERATION	65
6.9 USB INTERRUPT OPERATION	66
6.10 T1 INTERRUPT OPERATION	67
6.11 T2 INTERRUPT OPERATION	68
6.12 MULTI-INTERRUPT OPERATION	69
7 I/O PORT	70
7.1 I/O PORT MODE	70
7.2 I/O PULL UP REGISTER	71
7.3 I/O OPEN-DRAIN REGISTER	72
7.4 I/O PORT DATA REGISTER	
8 TIMERS	74
8.1 WATCHDOG TIMER	74
8.2 TIMER 0 (T0)	76
8.2.1 OVERVIEW	
8.2.2 TOM MODE REGISTER	77
8.2.3 TOC COUNTING REGISTER	
8.2.4 TO TIMER OPERATION SEQUENCE	
8.3 TIMER/COUNTER 0 (TC0)	80
8.3.1 OVERVIEW	80
8.3.2 TCOM MODE REGISTER	81
8.3.3 TCOC COUNTING REGISTER	
8.3.4 TCOR AUTO-LOAD REGISTER	83
8.3.5 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)	84
8.3.6 TC0 TIMER OPERATION SEQUENCE	85
8.4 PWM0 MODE	86
8.4.1 OVERVIEW	86
8.4.2 TCxIRQ and PWM Duty	87
8.4.3 PWM Duty with TCxR Changing	88
8.4.4 PWM PROGRAM EXAMPLE	89
8.5 T1, T2 8-BIT TIMER CAPTURE	90
8.5.1 OVERVIEW	90
8.5.2 TnM MODE REGISTER	91
8.5.3 Tn COUNTING REGISTER	91
8.5.4 Tn TIMER CAPTURE OPERATION	92
8.5.5 Tn INPUT PERIOD MEASUREMENT	
8.5.6 Tn INPUT PULSE WIDTH MEASUREMENT	95
9 UNIVERSAL SERIAL BUS (USB)	97
9.1 OVERVIEW	97



9.2 USB MACHINE	97
9.3 USB INTERRUPT	98
9.4 USB ENUMERATION	99
9.5 USB REGISTERS	99
9.5.1 USB DEVICE ADDRESS REGISTER	99
9.5.2 USB ENDPOINT 0 ENABLE REGISTER	100
9.5.3 USB ENDPOINT 1 ENABLE REGISTER	101
Example: Check the Endpoint 1's IN request	101
Example: Check the Endpoint 1's OUT request	102
9.5.4 USB ENDPOINT 2 ENABLE REGISTER	102
9.5.5 USB ENDPOINT 3 ENABLE REGISTER	103
9.5.6 USB DATA POINTER 0 REGISTER	103
9.5.7 USB DATA REGISTER	105
9.5.8 USB DATA POINTER 1 REGISTER	105
9.5.9 USB DATA REGISTER	105
9.5.10 USB STATUS REGISTER	105
9.5.11 UPID REGISTER	106
10 PS/2 INTERFACE	107
10.1 OVERVIEW	107
10.2 PS/2 OPERATION	107
10.3 PS2_1 DESCRIPITON	108
10.4 PS2_2 DESCRIPITON	109
11 INSTRUCTION TABLE	110
12 DEVELOPMENT TOOL	111
12.1 ICE (In Circuit Emulation)	111
12.2 SN8P2200 EV-KIT	113
12.3 ICE AND EV-KIT APPLICATION NOTIC	115
12.4 IDE (INTEGRATED DEVELOPMENT ENVIRONMENT)	116
13 ELECTRICAL CHARACTERISTIC	117
13.1 ABSOLUTE MAXIMUM RATING	117
13.2 ELECTRICAL CHARACTERISTIC	117
14 OTP PROGRAMMING PIN	118
14.1 THE PIN ASSIGNMENT OF EASY WRITER TRANSITION BOARD SOCKET	118
14.2 PROGRAMMING PIN MAPPING	119
15 PACKAGE INFORMATION	120
15.1 SK-DIP 28 PIN	120



15.2 SK-DIP 24 PIN	
15.3 P-DIP 18 PIN	
15.4 P-DIP 14 PIN	
15.5 SOP 28 PIN	
15.6 SOP 24 PIN	
15.7 SOP 20 PIN	126
15.8 SOP 18 PIN	127
15.9 SOP 14 PIN	
15.10 SSOP 28 PIN	
15.11 SSOP 24 PIN	130
15.12 SSOP 20 PIN	131
15.13 SSOP 16 PIN	
15.14 QFN 16 PIN	
16 MARKING DEFINITION	
16.1 INTRODUCTION	134
16.2 MARKING INDETIFICATION SYSTEM	
16.3 MARKING EXAMPLE	
16.4 DATECODE SYSTEM	



1 PRODUCT OVERVIEW

1.1 FEATURES

Memory configuration

OTP ROM size: 6K * 16 bits. RAM size: 256 * 8 bits.

♦ 8 levels stack buffer

♦ I/O pin configuration

Bi-directional: P0, P1, P5. Wake-up: P0/P1 level change. Pull-up resistors: P0, P1, P5 Open-drain: P1.0, P1.1.

External interrupt: P0.0 controlled by PEDGE. Timer capture input pin: P0.1, P0.2 controlled

by TnG1,0.

♦ Low Speed USB 1.1.

Conforms to USB HID specification, Version 1.1. 3.3V regulator output for USB D- pin external 1.5k ohm pull-up resistor. Integrated USB transceiver. Supports 1 low speed USB device address and 4 data endpoints (include endpoint 0).

♦ Powerful instructions

One clocks per instruction cycle (1T)
Most of instructions are one cycle only.
All ROM area JMP instruction.
All ROM area CALL address instruction.
All ROM area lookup table function (MOVC)

♦ Two PS/2 interface.

• 6 interrupt sources.

Three internal interrupts: T0, TC0, USB, T1, T2. One external interrupt: INT0.

♦ Two 8-bit timer captures.

T1 input from P0.1. T2 input from P0.2.

- ♦ One channel PWM output. (PWM)
- ♦ One channel Buzzer output. (BZ0)
- ◆ Two 8-bit timer counters. (T0, TC0)
- ♦ 0.5 sec RTC.
- ♦ On chip watchdog timer.

♦ Three system clocks.

External high clock: Crystal type 6MHz. Internal high RC 6MHz.

Internal low clock: RC type 16KHz @3V, 32KHz (5V).

• Four operating modes.

Normal mode: Both high and low clocks active.

Slow mode: Low clock only.

Sleep: Both high and low clocks stop. Green mode: Periodical wakeup by timer.

Package (Chip form support)

SK-DIP/P-DIP: 28/24/18/14

SOP: 28/24/20/18/14 SSOP: 28/24/20/16


QFN: 16

Features Selection Table

CHIP					TIM	ER		Dela	PWM	UΩ	WAKE-UP	
СПІР	ROM	RAM	STACK	T0	TC0	T1	T2	P3/2	BZ	1/0	PIN NO.	PACKAGE
SN8P2204	6K*16	256*8	8	٧	٧	٧	٧	2	1	23	15	SKDIP28/SOP28/SSOP28
SN8P2203	6K*16	256*8	8	٧	٧	V	٧	2	1	19	11	SKDIP24/SOP24/SSOP24
SN8P2202	6K*16	256*8	8	٧	٧	V	٧	2	1	13	8	PDIP18/SOP18/SSOP20
SN8P22021	6K*16	256*8	8	٧	٧	V	٧	2	1	15	10	SOP20
SN8P2201	6K*16	256*8	8	٧	٧	-	-	2	1	9	6	PDIP14/SOP14/SSOP16/QFN16



1.2 SYSTEM BLOCK DIAGRAM





1.3 PIN ASSIGNMENT

SN8P2204K (SK-DIP 28 pins) SN8P2204S (SOP 28 pins) SN8P2204X (SSOP 28 pins)

<u>.</u>				_					
P1.0	1	U	28	P5.4/BZ0/PWM0					
P1.1	2		27	P5.3					
P1.5	3		26	P5.2					
P1.6	4		25	P5.1					
P1.7	5		24	P5.0					
P0.4	6		23	P5.5					
P0.3	7		22	P5.6					
P0.2/T2IN	8		21	P5.7					
P0.1/T1IN	9		20	P0.6					
P0.0/INT0	10		19	P0.5					
VSS	11		18	D+/SCLK					
P1.4/RST/VPP	12		17	D-/SDATA					
VREG	13		16	VDD					
P1.3/XIN	14		15	P1.2/XOUT					
	61165666116								

SN8P2204K SN8P2204S SN8P2204X

SN8P2203K (SK-DIP 24 pins) SN8P2203S (SOP 24 pins) SN8P2203X (SSOP 24 pins)

P1.0	1	U	24	P5.4/BZ0/PWM0
P1.1	2		23	P5.3
P1.5	3		22	P5.2
P1.6	4		21	P5.1
P1.7	5		20	P5.0
P0.2/T2IN	6		19	P5.5
P0.1/T1IN	7		18	P5.6
P0.0/INT0	8		17	P5.7
VSS	9		16	D+/SCLK
P1.4/RST/VPP	10		15	D-/SDATA
VREG	11		14	VDD
P1.3/XIN	12		13	P1.2/XOUT

SN8P2203K SN8P2203S SN8P2203X



SN8P2202P (P-DIP 18 pins) SN8P2202S (SOP 18 pins) SN8P2202X (SSOP 20 pins)

P1.0	1	U	18	P5.4/BZ0/PWM0			
P1.1	2		17	P5.3			
P0.2/T2IN	3		16	P5.2			
P0.1/T1IN	4		15	P5.1			
P0.0/INT0	5		14	P5.0			
VSS	6		13	D+/SCLK			
P1.4/RST/VPP	7		12	D-/SDATA			
VREG	8		11	VDD			
P1.3/XIN	9		10	P1.2/XOUT			
SN8D2202D							

SN8P2202P SN8P2202S

NC	1	U	20	NC				
P1.0	2		19	P5.4/BZ0/PWM0				
P1.1	3		18	P5.3				
P0.2/T2IN	4		17	P5.2				
P0.1/T1IN	5		16	P5.1				
P0.0/INT0	6		15	P5.0				
VSS	7		14	D+/SCLK				
P1.4/RST/VPP	8		13	D-/SDATA				
VREG	9		12	VDD				
P1.3/XIN	10		11	P1.2/XOUT				
SN8P2202X								

SN8P22021S (SOP 20 pins)


P1.1	1	U	20	P1.0				
P1.5	2		19	P5.4/BZ0/PWM0				
P1.6	3		18	P5.3				
P0.2/T2IN	4		17	P5.2				
P0.1/T1IN	5		16	P5.1				
P0.0/INT0	6		15	P5.0				
VSS	7		14	D+/SCLK				
P1.4/RST/VPP	8		13	D-/SDATA				
VREG	9		12	VDD				
P1.3/XIN	10		11	P1.2/XOUT				
SN8P22021S								



SN8P2201P (P-DIP 14 pins) SN8P2201S (SOP 14 pins) SN8P2201X (SSOP 16 pins) SN8P2201J (QFN 16 pins)

			1				
1	U	14	P5.4/BZ0/PWM0				
2		13	P5.1				
3		12	P5.0				
4		11	D+/SCLK				
5		10	D-/SDATA				
6		9	VDD				
7		8	P1.2/XOUT				
SN8P2201P							
SN8P2201S							
	3 4 5 6 7 SN	3 4 5 6 7 SN8P220	2 13 3 12 4 11 5 10 6 9 7 8 SN8P2201P				

_				_
NC	1	U	16	NC
P1.0	2		15	P5.4/BZ0/PWM0
P1.1	3		14	P5.1
P0.0/INT0	4		13	P5.0
VSS	5		12	D+/SCLK
P1.4/RST/VPP	6		11	D-/SDATA
VREG	7		10	VDD
P1.3/XIN	8		9	P1.2/XOUT
•	SN	18P220)1X	_






1.4 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins for digital circuit.
P0.0/INT0	I/O	P0.0: Port 0.0 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode. Built wakeup function. INT0: External interrupt 0 input pin.
P0.1/T1IN	I/O	P0.1: Port 0.1 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode. Built wakeup function. T1IN: T1 timer capture input pin.
P0.2/T2IN	I/O	P0.2: Port 0.1 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode. Built wakeup function. T2IN: T2 timer capture input pin.
P0[6:3]	I/O	P0: Port 0 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
P1.0	I/O	P1.0: Port 1.0 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode. Open-Drain function controlled by "P1OC" register. Built wakeup function.
P1.1	I/O	P1.1: Port 1.1 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode. Open-Drain function controlled by "P1OC" register. Built wakeup function.
P1.2/XOUT I/O		XOUT: Oscillator output pin while external crystal enable. P1.2: Port 1.2 bi-direction pin under internal 16M RC and external RC. Schmitt trigger structure and built-in pull-up resisters as input mode. Built wakeup function.
P1.3/XIN	I/O	XIN: Oscillator input pin while external oscillator enable (crystal and RC). P1.3: Port 1.3 bi-direction pin under internal 16M RC. Schmitt trigger structure and built-in pull-up resisters as input mode.
P1.4/RST/VPP	I, P	RST is system external reset input pin under Ext_RST mode. Schmitt trigger structure, active "low", normal stay to "high". P1.4 is input only pin without pull-up resistor under P1.4 mode. Add the 100 ohm external resistor on P1.4, when it is set to be input pin. Built wakeup function. OTP 12.3V power input pin in programming mode.
P1[7:5]	I/O	P1: Port 1 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
P5.0	I/O	P5.0: Port 5.0 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
P5.1	I/O	P5.1: Port 5.1 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
BZ0: 1/2 TC0 counter output p		Schmitt trigger structure and built-in pull-up resisters as input mode. BZ0: 1/2 TC0 counter output pin. PWM0: PWM0 output.
P5[7:2]	I/O	P5: Port 5 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
VREG	0	3.3V voltage output from USB 3.3V regulator.
D+, D-	I/O	USB differential data line.
SCLK, SDATA	I/O	PS/2 clock and data lines.




1.5 PIN CIRCUIT DIAGRAMS


Port 0, 1, 5 structure:




Port 1.0,Port 1.1 structure:



Port 1.2, 1.3 structure:



Port 1.4 structure:





2 CENTRAL PROCESSOR UNIT (CPU)

2.1 MEMORY MAP

2.1.1 PROGRAM MEMORY (ROM)

☞ 6K words ROM

	- NOW	_
0000H	Reset vector	User reset vector Jump to user start address
0001H		1
	General purpose area	
0007H		
H8000	Interrupt vector	User interrupt vector
0009H		User program
000FH 0010H		
0010H		
	General purpose area	
•		
17FCH		End of user program
17FDH		
17FEH	Reserved	
17FFH		

ROM



2.1.1.1RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

Example: Defining Reset Vector

ORG 0 ; 0000H

JMP START ; Jump to user program address.

. . .

ORG 10H

START: ; 0010H, The head of user program.

... ; User program

• • •

ENDP ; End of program



2.1.1.2INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

> Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

• • •

ORG 8 ; Interrupt vector.

PUSH ; Save ACC and PFLAG register to buffers.

•••

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine

...

START: ; The head of user program.

... ; User program

JMP START ; End of user program

. . .

ENDP ; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

ORG 8 ; Interrupt vector.

JMP MY_IRQ ; 0008H, Jump to interrupt service routine address.

ORG 10H

START: ; 0010H, The head of user program.

; User program.

•••

JMP START ; End of user program.

MY_IRQ: ;The head of interrupt service routine.

PUSH ; Save ACC and PFLAG register to buffers.

• • •

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine.

• • •

ENDP ; End of program.

- * Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
 - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
 - 2. The address 0008H is interrupt vector.
 - 3. User's program is a loop routine for main purpose application.



2.1.1.3LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

Example: To look up the ROM data located "TABLE1".

B0MOV Y, #TABLE1\$M : To set lookup table1's middle address ; To set lookup table1's low address. **B0MOV** Z. #TABLE1\$L **MOVC** ; To lookup data, R = 00H, ACC = 35H ; Increment the index address for next address. **INCMS** ; Z+1 Ζ ; Z is not overflow. **JMP** ; Z overflow (FFH \rightarrow 00), \rightarrow Y=Y+1 **INCMS** NOP

MOVC To lookup data, R = 51H, ACC = 05H. @@:

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid loop-up table errors. If Z register overflows, Y register must be added one. The following INC_YZ macro shows a simple method to process Y and Z registers automatically.

Example: INC_YZ macro.

INC_YZ **MACRO INCMS** Ζ : Z+1 JMP ; Not overflow @F : Y+1 **INCMS**

NOP : Not overflow

@@: **ENDM**



Example: Modify above example by "INC_YZ" macro.

 $\begin{array}{lll} B0MOV & Y, \#TABLE1\$M & ; To set lookup table1's middle address \\ B0MOV & Z, \#TABLE1\$L & ; To set lookup table1's low address. \\ MOVC & ; To lookup data, R = 00H, ACC = 35H \\ \end{array}$

INC_YZ ; Increment the index address for next address.

@@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...

The other example of loop-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

> Example: Increase Y and Z register by B0ADD/ADD instruction.

B0MOV Y, #TABLE1\$M ; To set lookup table's middle address. B0MOV Z, #TABLE1\$L ; To set lookup table's low address.

B0MOV A, BUF ; Z = Z + BUF. B0ADD Z, A

B0BTS1 FC ; Check the carry flag.

JMP GETDATA ; FC = 0 INCMS Y ; FC = 1. Y+1.

NOP

MOVC ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012

• • •

GETDATA:

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...



2.1.1.4JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

> Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
B0ADD	PCL, A	; PCL = PCL + ACC, PCH + 1 when PCL overflow occurs.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
ADD PCL, A
ENDM
```

Note: "VAL" is the number of the jump table listing number.



Example: "@JMP_A" application in SONIX macro file called "MACRO3.H".

ive.
ï

If the jump table position is across a ROM boundary ($0x00FF\sim0x0100$), the "@JMP_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

> Example: "@JMP_A" operation.

; Before compiling program.

ROM address			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP _	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

; After compiling program.

ROM address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



2.1.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

@ @:	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@@: AAA:	MOVC B0BSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
END_CHECK:	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK.	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Υ	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate
END_USER_CODE:			; Label of program end



2.1.2 CODE OPTION TABLE

Code Option	Content	Function Description				
	IHRC_6M	High speed internal 6MHz RC. XIN/XOUT become to P1.3/P1.2 bi-direction I/O pins.				
High_Clk	IHRC_RTC	High speed internal 6MHz RC with 0.5sec RTC. XIN/XOUT connect with external 32768 crystal.				
	6MHz	6MHz crystal /resonator for external high clock oscillator.				
	Always_On	Watchdog timer is always on enable even in power down and green mode.				
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and green mode.				
	Disable	Disable Watchdog function.				
	Fhosc/1	Instruction cycle is oscillator clock.				
Fcpu	Fhosc/2	Instruction cycle is 2 oscillator clocks.				
	Fhosc/4	Instruction cycle is 4 oscillator clocks.				
Reset Pin	Reset	Enable External reset pin.				
Neset_r III	P14	Enable P1.4 input only without pull-up resister.				
Security	Enable	Enable ROM code Security function.				
Security	Disable	Disable ROM code Security function.				

^{*} Note: Fcpu code option is only available for High Clock. Fcpu of slow mode is Flosc/4.



2.1.3 DATA MEMORY (RAM)

256 X 8-bit RAM

	Address	RAM location]				
BANK 0	000h " " " " 07Fh	General purpose area	BANK 0				
	080h " " "	System register	80h~FFh of Bank 0 store system registers (128 bytes).				
	0FFh	End of bank 0 area					
BANK1	100h " " " 17Fh	General purpose area	BANK1				



2.1.4 SYSTEM REGISTER

2.1.4.1SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
8	-	-	R	Z	Υ	-	PFLAG	RBANK	1	-	-	-	-	-	-	-
9	-	ı	ı	-	-	-	1	-	1	-	-	-	-	-	-	-
Α	UDA	UE0R	UE1R	UE2R	UE3R	UDP0	UDR0	UDP1	UDR1	USTAT US	UPID	T1M	T1C	T2M	T2C	PS2M
В	-	-	-	-	-	-	-	-	P0M	-	-	-	-	-	-	PEDGE
С	-	P1M	ı	-	-	P5M	1	-	INTRQ	INTEN	OSCM	-	WDTR	TC0R	PCL	PCH
D	P0	P1	-	-	-	P5	-	-	TOM	T0C	TC0M	TC0C	-	-	-	STKP
Ε	P0UR	P1UR	ı	-	-	P5UR	ı	@YZ	ı	P10C	-	-	-	-	-	-
F	STK7L	STK7H	STK6L	STK6 H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

2.1.4.2SYSTEM REGISTER DESCRIPTION

R = Working register and ROM look-up data buffer.

PFLAG = ROM page and special flag register.

UDA = USB control register.

UDP0 = USB FiFo 0 address pointer.

UDP1 = USB FiFo 1 address pointer.

USTATUS = USB status register.

T1M = T1 mode register. T2M = T2 mode register.

PS2M = PS2 control register.

PnM = Port n input/output mode register.

INTRQ = Interrupt request register.

OSCM = Oscillator mode register.

TC0R = TC0 auto-reload data buffer.

Pn = Port n data buffer.

T0C = T0 counting register.

TC0C = TC0 counting register.

PnUR = Port n pull-up resister control register.

P1OC = Port 1 open-drain control register.

Y, Z = Working, @YZ and ROM addressing register.

RBANK = RAM bank selection register.

UE0R~UE3R = Endpoint 0~3 control registers.

UDR0 = USB FiFo 0 data buffer by UDP0 point to.

UDR1 = USB FiFo 1 data buffer by UDP1 point to.

UPID = USB bus control register.

T1C = T1 counting register.

T2C = T2 counting register.

PEDGE = P0.0 edge direction register.

INTEN = Interrupt enable register.

WDTR = Watchdog timer clear register.

PCH, PCL = Program counter.

T0M = T0 mode register.

TC0M = TC0 mode register. STKP = Stack pointer buffer.

@YZ = RAM YZ indirect addressing index pointer.

STK0~STK3 = Stack 0 ~ stack 3 buffer.



2.1.4.3BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	NT0	NPD				С	DC	Z	R/W	PFLAG
087H								RBNKS0	R/W	RBANK
0A0H	UDE	UDA6	UDA5	UDA4	UDA3	UDA2	UDA1	UDA0	R/W	UDA
0A1H	UE0E	UE0S	UE0DO	UE0DI	UE0C3	UE0C2	UE0C1	UE0C0	R/W	UE0R
0A2H	UE1E	FFS1	UE1DO	UE1DI	UE1C3	UE1C2	UE1C1	UE1C0	R/W	UE1R
0A3H	UE2E	FFS2	UE2DO	UE2DI	UE2C3	UE2C2	UE2C1	UE2C0	R/W	UE2R
0A4H	UE3E	FFS3	UE3DO	UE3DI	UE3C3	UE3C2	UE3C1	UE3C0	R/W	UE3R
0A5H	LIDDOZ	LIDDOG	LIDDOF	UDP04	UDP03	UDP02	UDP01	UDP00	R/W	UDP0
0A6H 0A7H	UDR07	UDR06	UDR05	UDR04 UDP14	UDR03 UDP13	UDR02 UDP12	UDR01 UDP11	UDR00 UDP10	R/W R/W	UDR0 UDP1
0A7H 0A8H	UDR17	UDR16	UDR15	UDR14	UDR13	UDR12	UDR11	UDR10	R/W	UDR1
0A9H	FFS0	USPND	URST	UEP0OC4	UEP0OC3	UEP0OC2	UEP0OC1	UEP0OC00	R/W	USTATUS
0AAH	1100	EP3STALL	EP2STALL	EP1STALL	EP0STALL	UBDE	DDP	DDN	W	UPID
0ABH	T1ENB	T1rate2	T1rate1	T1rate0	LI OO ITALL	OBBL	T1G1	T1G0	R/W	T1M
0ACH	T1C7	T1C6	T1C5	T1C4	T1C3	T1C2	T1C1	T1C0	R/W	T1C
0ADH	T2ENB	T2rate2	T2rate1	T2rate0			T2G1	T2G0	R/W	T2M
0AEH	T2C7	T2C6	T2C5	T2C4	T2C3	T2C2	T2C1	T2C0	R/W	T2C
0AFH	PS2ENB				SDA	SCK	SDAM	SCKM	R/W	PS2M
0B8H		P06M	P05M	P04M	P03M	P02M	P01M	P00M	R/W	P0M
0BFH				P00G1	P00G0				R/W	PEDGE
0C1H	P17M	P16M	P15M		P13M	P12M	P11M	P10M	R/W	P1M
0C5H	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M	R/W	P5M
0C8H		USBIRQ	TC0IRQ	T0IRQ		T2IRQ	T1IRQ	P00IRQ	R/W	INTRQ
0C9H		USBIEN	TC0IEN	T0IEN		T2IEN	T1IEN	P00IEN	R/W	INTEN
0CAH				CPUM1	CPUM0	CLKMD	STPHX		R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CDH 0CEH	TC0R7 PC7	TC0R6 PC6	TC0R5 PC5	TC0R4 PC4	TC0R3 PC3	TC0R2 PC2	TC0R1 PC1	TC0R0 PC0	W R/W	TC0R PCL
0CEH 0CFH	PC/	PC6	PC5	PC12	PC3 PC11	PC2 PC10	PC1 PC9	PC0 PC8	R/W	PCL PCH
0D0H		P06	P05	P04	P03	P02	P01	P00	R/W	P0
0D011	P17	P16	P15	P14	P13	P12	P11	P10	R/W	P1
0D5H	P57	P56	P55	P54	P53	P52	P51	P50	R/W	P5
0D8H	T0ENB	T0rate2	T0rate1	T0rate0				TOTB	R/W	TOM
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	TOC
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DFH	GIE					STKPB2	STKPB1	STKPB0	R/W	STKP
0E0H		P06R	P05R	P04R	P03R	P02R	P01R	P00R	W	P0UR
0E1H	P17R	P16R	P15R		P13R	P12R	P11R	P10R	W	P1UR
0E5H	P57R	P56R	P55R	P54R	P53R	P52R	P51R	P50R	W	P5UR
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ
0E9H							P110C	P100C	W	P10C
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H	00007	00000	00005	S7PC12	S7PC11	S7PC10	S7PC9	S7PC8	R/W	STK7H
0F2H 0F3H	S6PC7	S6PC6	S6PC5	S6PC4 S6PC12	S6PC3 S6PC11	S6PC2 S6PC10	S6PC1 S6PC9	S6PC0 S6PC8	R/W R/W	STK6L STK6H
0F3H 0F4H	S5PC7	S5PC6	S5PC5	S5PC12 S5PC4	S5PC11	S5PC10	S5PC9 S5PC1	S5PC0	R/W	STK5L
0F5H	001 01	001 00	001 00	S5PC12	S5PC11	S5PC10	S5PC9	S5PC8	R/W	STK5H
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H				S4PC12	S4PC11	S4PC10	S4PC9	S4PC8	R/W	STK4H
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H				S3PC12	S3PC11	S3PC10	S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH				S2PC12	S2PC11	S2PC10	S2PC9	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH	0000-	00000	0000-	S1PC12	S1PC11	S1PC10	S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH				S0PC12	S0PC11	S0PC10	S0PC9	S0PC8	R/W	STK0H



Note:

- 1. To avoid system error, please be sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.
- 5. For detail description, please refer to the "System Register Quick Reference Table".



2.1.4.4ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

MOV A, BUF

; or

B0MOV A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

> Example: Protect ACC and working registers.

INT_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

...

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector



2.1.4.5PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit [7:6] **NT0**, **NPD**: Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0.
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

Bit 1 **DC:** Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

Bit 0 **Z**: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

Note: Refer to instruction set table for detailed information of C, DC and Z flags.



2.1.4.6PROGRAM COUNTER

The program counter (PC) is a 13-bit binary counter separated into the high-byte 5 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 12.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0
	PCH						PCL									

ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

B0BTS1 FC ; To skip, if Carry_flag = 1 JMP C0STEP ; Else jump to C0STEP.

...

COSTEP: NOP

B0MOV A, BUF0 ; Move BUF0 value to ACC. **B0BTS0** FZ ; To skip, if Zero flag = 0.

JMP C1STEP ; Else jump to C1STEP.

. . .

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H.

JMP COSTEP ; Else jump to COSTEP.

. . .

COSTEP: NOP



If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:

INCS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

•••

COSTEP: NOP

INCMS instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

. . .

COSTEP: NOP

If the destination decreased by 1, which results underflow of 0x00 to 0xFF, the PC will add 2 steps to skip next instruction.

DECS instruction:

DECS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

- - -

COSTEP: NOP

DECMS instruction:

DECMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP



MULTI-ADDRESS JUMPING

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

. . .

; PC = 0328H

MOV A, #00H

BOMOV PCL, A ; Jump to address 0300H

. . .

> Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

BOADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

...



2.1.4.7Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @YZ register
- can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV Y, #00H ; To set RAM bank 0 for Y register B0MOV Z, #25H ; To set location 25H for Z register

B0MOV A, @YZ ; To read a data into ACC

> Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0 ; Y = 0, bank 0

B0MOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR_YZ_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR_YZ_BUF ; Not zero

CLR @YZ

END_CLR: ; End of clear general purpose data memory area of bank 0

...



2.1.4.8R REGISTERS

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
 (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



2.2 ADDRESSING MODE

2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

> Example: Move the immediate data 12H to ACC.

MOV A, #12H ; To set an immediate data 12H into ACC.

> Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0.

2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (Y/Z).

> Example: Indirectly addressing mode with @YZ register.

B0MOV Y, #0 ; To clear Y register to access RAM bank 0. B0MOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location


; 012H into ACC.



2.3 STACK OPERATION

2.3.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 13-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer (n = $0 \sim 2$)

Bit 7 GIE: Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointers in the beginning of the program.

MOV A, #00000111B B0MOV STKP, A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	SnPC12	SnPC11	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	ı	-	0	0	0	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL $(n = 7 \sim 0)$



2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	S	TKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2 STKPB1 ST		STKPB0	High Byte	Low Byte	Description
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
5	0	1	0	STK4H	STK4L	-
6	0	0	1	STK5H	STK5L	-
7	0	0	0	STK6H	STK6L	•
8	1	1	1	STK7H	STK7L	-
> 8	1	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	S	TKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
8	1	1	1	STK7H	STK7L	-
7	0	0	0	STK6H	STK6L	-
6	0	0	1	STK5H	STK5L	-
5	0	1	0	STK4H	STK4L	-
4	0	1	1	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-



3 RESET

3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)

When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.


086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.



Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.


- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- * Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



3.4 BROWN OUT RESET

3.4.1 BROWN OUT DESCRIPTION

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



Brown Out Reset Diagram

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.



3.4.3 BROWN OUT RESET IMPROVEMENT


How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

* Note:

- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.

LVD reset:



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range.

Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



3.5 EXTERNAL RESET


External reset function is controlled by "Reset_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

3.6 EXTERNAL RESET CIRCUIT

3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

* Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.

3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.



4 SYSTEM CLOCK

4.1 OVERVIEW


The micro-controller is a dual clock system. There are high-speed clock and low-speed clock. The high-speed clock is generated from the external oscillator circuit or on-chip 6MHz high-speed RC oscillator circuit (IHRC 6MHz). The low-speed clock is generated from on-chip low-speed RC oscillator circuit (ILRC 16KHz @3V, 32KHz @5V).

Both the high-speed clock and the low-speed clock can be system clock (Fosc). The system clock in slow mode is divided by 4 to be the instruction cycle (Fcpu).

Normal Mode (High Clock): Fcpu = Fhosc / N, N = 1 ~ 4, Select N by Fcpu code option.

Slow Mode (Low Clock): Fcpu = Flosc/4.

4.2 CLOCK BLOCK DIAGRAM



HOSC: High Clk code option.

• Fhosc: External high-speed clock (only 6MHz) / Internal high-speed RC clock (6MHz).

Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).

Fosc: System clock source.

• Fcpu: Instruction cycle.



4.3 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 STPHX: External high-speed oscillator control bit.

0 = External high-speed oscillator free run.

1 = External high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.

Bit 2 **CLKMD:** System high/Low clock mode control bit.

0 = Normal (dual) mode. System clock is high clock.

1 = Slow mode. System clock is internal low clock.

Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

> Example: Stop high-speed oscillator

BOBSET FSTPHX ; To stop external high-speed oscillator only.

Example: When entering the power down mode (sleep mode), both high-speed oscillator and internal low-speed oscillator will be stopped.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).



4.4 SYSTEM HIGH CLOCK

The system high clock is from internal 6MHz oscillator RC type or external oscillator. The high clock type is controlled by "High_Clk" code option.

High_Clk Code Option	Description
IHRC_6M	The high clock is internal 6MHz oscillator RC type. XIN and XOUT pins are general purpose I/O pins.
IHRC_RTC	The high clock is internal 6MHz oscillator RC type. XIN and XOUT pins connect with 32768Hz crystal for RTC clock source.
6M	The high clock is external oscillator and only for 6MHz.

4.4.1 INTERNAL HIGH RC

The chip is built-in RC type internal high clock (6MHz) controlled by "IHRC_6M" or "IHRC_RTC" code options. In "IHRC_6M" mode, the system clock is from internal 6MHz RC type oscillator and XIN / XOUT pins are general-purpose I/O pins. In "IHRC_RTC" mode, the system clock is from internal 6MHz RC type oscillator and XIN / XOUT pins are connected with external 32768 crystal for real time clock (RTC).

- IHRC: High clock is internal 6MHz oscillator RC type. XIN/XOUT pins are general purpose I/O pins.
- IHRC_RTC: High clock is internal 6MHz oscillator RC type. XIN/XOUT pins are connected with external 32768Hz crystal/ceramic oscillator for RTC clock source.


The RTC period is 0.5 sec and RTC timer is T0. Please consult "T0 Timer" chapter to apply RTC function.

4.4.2 EXTERNAL HIGH CLOCK

External high clock is only support 6MHz Crystal/Ceramic. The high clock oscillator module is controlled by High_Clk code option.

4.4.2.1CRYSTAL/CERAMIC

Crystal/Ceramic devices are driven by XIN, XOUT pins. 6M option is for high speed 6MHz. In IHRC_RTC mode, XIN/XOUT is connected with 32768Hz crystal for 0.5 sec RTC.




Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller.



4.5 SYSTEM LOW CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by CLKMD.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

> Example: Stop internal low-speed oscillator by power down mode.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



4.5.1 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

> Example: Fcpu instruction cycle of external oscillator.

	B0BSET	P0M.0	; Set P0.0 to be output mode for outputting Fcpu toggle signal.
--	--------	-------	---

@@:

BOBSET P0.0 ; Output Fcpu toggle signal in low-speed clock mode.

B0BCLR P0.0 ; Measure the Fcpu frequency by oscilloscope. JMP @B

Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.




5 SYSTEM OPERATION MODE

5.1 OVERVIEW

The chip is featured with low power consumption by switching around four different modes as following.

- High-speed mode
- Low-speed mode
- Power-down mode (Sleep mode)
- Green mode



Operating mode description

MODE	NORMAL	SLOW	GREEN	POWER DOWN (SLEEP)	REMARK
EHOSC	Running	By STPHX	By STPHX	Stop	
IHRC	Running	By STPHX	By STPHX	Stop	
ILRC	Running	Running	Running	Stop	
EHOSC with RTC	Running	By STPHX	Running	Stop	
IHRC with RTC	Running	By STPHX	Stop	Stop	
ILRC with RTC	Running	Running	Stop	Stop	
CPU instruction	Executing	Executing	Stop	Stop	
T0 timer	*Active	*Active	*Active	Inactive	* Active if T0ENB=1
TC0 timer	*Active	*Active	Inactive	Inactive	* Active if TC0ENB=1
Watchdog timer	By Watch_Dog	By Watch_Dog	By Watch_Dog	By Watch_Dog	Refer to code option
watchdog timel	Code option	Code option	Code option	Code option	description
Internal interrupt	All active	All active	T0	All inactive	
External interrupt	All active	All active	All active	All inactive	
Wakeup source	-	-	P0, P1, T0 Reset	P0, P1, Reset	

- EHOSC: External high clock
- IHRC: Internal high clock (16M RC oscillator)
- ILRC: Internal low clock (16K RC oscillator at 3V, 32K at 5V)



5.2 SYSTEM MODE SWITCHING EXAMPLE

> Example: Switch normal/slow mode to power down (sleep) mode.

BOBSET FCPUMO ; Set CPUMO = 1.

- ▶ Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.
- > Example: Switch normal mode to slow mode.

BOBSET FCLKMD ;To set CLKMD = 1, Change the system into slow mode BOBSET FSTPHX ;To stop external high-speed oscillator for power saving.

> Example: Switch slow mode to normal mode (The external high-speed oscillator is still running).

BOBCLR FCLKMD ;To set CLKMD = 0

Example: Switch slow mode to normal mode (The external high-speed oscillator stops).

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 10mS for external clock stable.

B0BCLR FSTPHX ; Turn on the external high-speed oscillator.

MOV A, #27; If VDD = 5V, internal RC=32KHz (typical) will delay B0MOV Z. A

B0MOV Z, A
@@: DECMS Z ; 0.125ms X 81 = 10.125ms for external clock stable

JMP @B

B0BCLR FCLKMD ; Change the system back to the normal mode

> Example: Switch normal/slow mode to green mode.

B0BSET FCPUM1 ; Set CPUM1 = 1.

Note: If T0 timer wakeup function is disabled in the green mode, only the wakeup pin and reset pin can wakeup the system backs to the previous operation mode.



Example: Switch normal/slow mode to green mode and enable T0 wake-up function.

; Set T0 timer	wakeup function.		
	B0BCLR	FT0IEN	; To disable T0 interrupt service
	B0BCLR	FT0ENB	; To disable T0 timer
	MOV	A,#20H	•
	B0MOV	T0M,A	; To set T0 clock = Fcpu / 64
	MOV	A,#74H	
	B0MOV	T0C,A	; To set T0C initial value = 74H (To set T0 interval = 10 ms)
	B0BCLR	FT0IEN	; To disable T0 interrupt service
	B0BCLR	FT0IRQ	; To clear T0 interrupt request
	B0BSET	FT0ENB	; To enable T0 timer
; Go into gree	n mode		
	B0BCLR	FCPUM0	;To set CPUMx = 10
	B0BSET	FCPUM1	

- * Note: During the green mode with T0 wake-up function, the wakeup pin and T0 wakeup the system back to the last mode. T0 wake-up period is controlled by program.
- > Example: Switch normal/slow mode to green mode and enable T0 wake-up function with RTC.

; Set T0 timer wakeup function with 0.5 sec RTC.

	B0BSET B0BSET	FT0ENB FT0TB	; To enable T0 timer ; To enable RTC function
; Go into green	mode		
_	B0BCLR	FCPUM0	;To set CPUMx = 10
	B0BSET	FCPUM1	



5.3 WAKEUP

5.3.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0, P1 level change), internal trigger (T0 timer overflow) and USB bus toggle.

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change and USB bus toggle)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0, P1 level change), internal trigger (T0 timer overflow) and USB bus toggle.

5.3.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 4 internal 6MHz clock or 2048 external 6MHz clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the wakeup time is as the following.

"IHRC_6M" and "IHRC_RTC" mode:

The Wakeup time = 1/Fosc * 4 (sec)

"6M X'tal" mode:

The Wakeup time = 1/Fosc * 2048 (sec) + high clock start-up time

- Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.
- Example: In "IHRC_6M", "IHRC_RTC" modes and power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 4 = 0.6 us (Fosc = 6MHz)

Example: In 6M_X'tal mode and power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 2048 = 0.341 ms (Fosc = 6MHz)


The total wakeup time = 0.341 ms + oscillator start-up time



6 INTERRUPT

6.1 OVERVIEW

This MCU provides 6 interrupt sources, including 5 internal interrupt (T0/TC0/USB/T1/T2) and one external interrupt (INT0). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	-	USBIEN	TC0IEN	TOIEN	-	T2IEN	T1IEN	P00IEN
Read/Write	-	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	-	0	0	0	_	0	0	0

Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit.

0 = Disable INT0 interrupt function.1 = Enable INT0 interrupt function.

Bit 1 **T1IEN:** T1 timer capture interrupt control bit.

0 = Disable T1 interrupt function. 1 = Enable T1 interrupt function.

Bit 2 **T2IEN:** T2 timer capture interrupt control bit.

0 = Disable T2 interrupt function.1 = Enable T2 interrupt function.

Bit 4 **T0IEN:** T0 timer interrupt control bit.

0 = Disable T0 interrupt function. 1 = Enable T0 interrupt function.

Bit 5 **TC0IEN:** TC0 timer interrupt control bit.

0 = Disable TC0 interrupt function.1 = Enable TC0 interrupt function.

Bit 6 **USBIEN:** USB interrupt control bit.

0 = Disable USB interrupt function.1 = Enable USB interrupt function.



6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	-	USBIRQ	TC0IRQ	T0IRQ	-	T2IRQ	T1IRQ	P00IRQ
Read/Write	-	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	-	0	0	0	-	0	0	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 1 **T1IRQ:** T1 timer interrupt request flag.

0 = None T1 interrupt request.

1 = T1 interrupt request.

Bit 2 **T2IRQ:** T2 timer interrupt request flag.

0 = None T2 interrupt request.

1 = T2 interrupt request.

Bit 4 **T0IRQ:** T0 timer interrupt request flag.

0 = None T0 interrupt request.

1 = T0 interrupt request.

Bit 5 **TC0IRQ:** TC0 timer interrupt request flag.

0 = None TC0 interrupt request.

1 = TC0 interrupt request.

Bit 6 **USBIRQ:** USB timer interrupt request flag.

0 = None USB interrupt request.

1 = USB interrupt request.

6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

Example: Set global interrupt control bit (GIE).

BOBSET FGIE ; Enable GIE

Note: The GIE bit must enable during all interrupt operation.



6.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instruction save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.

Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

ORG 0 JMP START

ORG 8

JMP INT_SERVICE

ORG 10H

START:

. . .

INT SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

• • •

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector

ENDP



6.6 INTO (P0.0) INTERRUPT OPERATION

When the INT0 trigger occurs, the P00IRQ will be set to "1" no matter the P00IEN is enable or disable. If the P00IEN = 1 and the trigger event P00IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN = 0 and the trigger event P00IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

If the interrupt trigger direction is identical with wake-up trigger direction, the INT0 interrupt request flag (INT0IRQ) is latched while system wake-up from power down mode or green mode by P0.0 wake-up trigger. System inserts to interrupt vector (ORG 8) after wake-up immediately.

- Note: INT0 interrupt request can be latched by P0.0 wake-up trigger.
- ★ Note: The interrupt trigger direction of P0.0 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	1	0	-	-	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

> Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET FP00IEN ; Enable INT0 interrupt service B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE ; Enable GIE



Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT_SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT_INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ ; Reset P00IRQ

. ; INT0 interrupt service routine

EXIT_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.7 TO INTERRUPT OPERATION

When the ToC counter occurs overflow, the ToIRQ will be set to "1" however the ToIEN is enable or disable. If the ToIEN = 1, the trigger event will make the ToIRQ to be "1" and the system enter interrupt vector. If the ToIEN = 0, the trigger event will make the ToIRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

> Example: T0 interrupt request setup.

B0BCLR FT0IEN ; Disable T0 interrupt service B0BCLR FT0ENB ; Disable T0 timer

MOV A, #20H ; Disable to timer

B0MOV T0M, A ; Set T0 clock = Fcpu / 64

MOV A, #74H ; Set T0 clock = 74H B0MOV T0C, A ; Set T0 interval = 10 ms

B0BSET FT0IEN ; Enable T0 interrupt service B0BCLR FT0IRQ ; Clear T0 interrupt request flag

BOBSET FTOENB ; Enable T0 timer

B0BSET FGIE ; Enable GIE

> Example: T0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FT0IRQ ; Check T0IRQ

JMP EXIT_INT ; T0IRQ = 0, exit interrupt vector

B0BCLR FT0IRQ ; Reset T0IRQ

MOV A, #74H B0MOV T0C, A ; Reset T0C.

.. ; T0 interrupt service routine

EXIT_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.8 TC0 INTERRUPT OPERATION

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: TC0 interrupt request setup.

B0BCLR FTC0IEN ; Disable TC0 interrupt service

B0BCLR FTC0ENB ; Disable TC0 timer

MOV A, #20H

B0MOV TC0M, A ; Set TC0 clock = Fcpu / 64 MOV A, #74H ; Set TC0C initial value = 74H B0MOV TC0C, A ; Set TC0 interval = 10 ms

B0BSET FTC0IEN ; Enable TC0 interrupt service B0BCLR FTC0IRQ ; Clear TC0 interrupt request flag

B0BSET FTC0ENB ; Enable TC0 timer

B0BSET FGIE ; Enable GIE

> Example: TC0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ

MOV A, #74H B0MOV TC0C, A ; Reset TC0C.

.. ; TC0 interrupt service routine

EXIT INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.9 USB INTERRUPT OPERATION

When the USB process finished, the USBIRQ will be set to "1" no matter the USBIEN is enable or disable. If the USBIEN and the trigger event USBIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the USBIEN = 0, the trigger event USBIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the USBIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: USB interrupt request setup.

B0BCLR FUSBIEN ; Disable USB interrupt service

BOBCLR FUSBENB ; Disable USB timer

BOBCLR FUSBIRQ ; Clear USB interrupt request flag BOBSET FUSBIEN ; Enable USB interrupt service

... ; USB initialize. ... ; USB operation.

B0BSET FUSBENB ; Enable USB timer

B0BSET FGIE ; Enable GIE

> Example: USB interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

PUSH ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FUSBIRQ ; Check USBIRQ

JMP EXIT_INT ; USBIRQ = 0, exit interrupt vector

B0BCLR FUSBIRQ ; Reset USBIRQ

... ; USB interrupt service routine

EXIT_INT:

POP : Pop routine to load ACC and PFLAG from buffers.



6.10 T1 INTERRUPT OPERATION

When the T1C counter stops by T1 pulse width measurement finished, the T1IRQ will be set to "1" no matter the T1IEN is enable or disable. If the T1IEN and the trigger event T1IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the T1IEN = 0, the trigger event T1IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the T1IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: T1 interrupt request setup.

B0BCLR FT1IEN ; Disable T1 interrupt service

B0BCLR FT1ENB Disable T1 timer

MOV A. #20H

B0MOV T1M, A ; Set T1 clock = Fcpu / 64 and falling edge trigger. CLR T₁C

B0BSET FT1IEN ; Enable T1 interrupt service

; Clear T1 interrupt request flag **B0BCLR** FT1IRQ

B0BSET ; Enable T1 timer FT1ENB

; Enable GIE **B0BSET FGIE**

Example: T1 interrupt service routine.

ORG ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

PUSH ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FT1IRQ ; Check T1IRQ **JMP**

EXIT_INT ; T1IRQ = 0, exit interrupt vector

B0BCLR FT1IRQ ; Reset T1IRQ **B0MOV** A, T1C

B0MOV T1CBUF, A ; Save pulse width. **CLR** T₁C

; T1 interrupt service routine ...

EXIT_INT: POP ; Pop routine to load ACC and PFLAG from buffers.



6.11 T2 INTERRUPT OPERATION

When the T2C counter stops by T2 pulse width measurement finished, the T2IRQ will be set to "1" no matter the T2IEN is enable or disable. If the T2IEN and the trigger event T2IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the T2IEN = 0, the trigger event T2IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the T2IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: T2 interrupt request setup.

B0BCLR FT2IEN ; Disable T2 interrupt service

B0BCLR FT2ENB ; Disable T2 timer

MOV A, #20H

B0MOV T2M, A ; Set T2 clock = Fcpu / 64 and falling edge trigger.

CLR T2C

B0BSET FT2IEN ; Enable T2 interrupt service B0BCLR FT2IRQ ; Clear T2 interrupt request flag

B0BSET FT2ENB ; Enable T2 timer

B0BSET FGIE : Enable GIE

> Example: T2 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

PUSH ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FT2IRQ ; Check T2IRQ

JMP EXIT_INT ; T2IRQ = 0, exit interrupt vector

B0BCLR FT2IRQ ; Reset T2IRQ

B0MOV A, T2C B0MOV T2CBUF, A ; Save pulse width. CLR T2C

... ; T2 interrupt service routine

EXIT INT:

POP ; Pop routine to load ACC and PFLAG from buffers.



6.12 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be

logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE
T0IRQ	T0C overflow
TC0IRQ	TC0C overflow
USBIRQ	USB process finished
T1IRQ	T1C stop counting.
T2IRQ	T2C stop counting.

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

Example: Check the interrupt request under multi-interrupt operation

ORG ; Interrupt vector

JMP INT SERVICE

INT_SERVICE:

; Push routine to save ACC and PFLAG to buffers.

INTPOOCHK: ; Check INT0 interrupt request

B0BTS1 FP00IEN ; Check P00IEN INTT0CHK ; Jump check to next interrupt **JMP**

B0BTS0 FP00IRQ : Check P00IRQ

JMP INTP00

INTTOCHK: : Check T0 interrupt request

> B0BTS1 **FT0IEN Check TOIEN**

JMP INTTC0CHK Jump check to next interrupt

B0BTS0 FT0IRQ Check T0IRQ

JMP INTT0 Jump to T0 interrupt service routine

INTTC0CHK: **Check TC0 interrupt request**

B0BTS1 **FTC0IEN Check TC0IEN**

> **JMP** INTTC1CHK Jump check to next interrupt

B0BTS0 FTC0IRQ Check TC0IRQ

Jump to TC0 interrupt service routine **JMP** INTTC0

INTUSBCHK: Check USB interrupt request

B0BTS1 **FUSBIEN Check USBIEN**

JMP INTT1CHK Jump check to next interrupt

B0BTS0 **FUSBIRQ** Check USBIRQ

JMP INTUSB Jump to USB interrupt service routine

INTT1CHK: **Check T1 interrupt request**

FT1IEN B0BTS1 **Check T1IEN**

INTT2CHK Jump check to next interrupt **JMP**

Check T1IRQ B0BTS0 FT1IRQ

JMP ; Jump to T1 interrupt service routine INTT1

INTT2CHK: Check T2 interrupt request

> **FADCIEN** B0BTS1 **Check T2IEN JMP** INT EXIT Jump to exit of IRQ

> FT2IRQ Check T2IRQ B0BTS0

JMP INTT2 ; Jump to T2 interrupt service routine

INT_EXIT:

; Pop routine to load ACC and PFLAG from buffers.



7 I/O PORT

7.1 I/O PORT MODE

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0M	ı	P06M	P05M	P04M	P03M	P02M	P01M	P00M
Read/Write	-	R/W						
After reset	-	0	0	0	0	0	0	0

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	-	P13M	P12M	P12M	P10M
Read/Write	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
After reset	0	0	0	-	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. (n = $0 \sim 5$).

0 = Pn is input mode.

1 = Pn is output mode.

Note:

- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P1.4 is input only pin, so there is no P1.4 mode control bit.

> Example: I/O mode selecting

CLR CLR CLR	P0M P1M P5M	; Set all ports to be input mode.
MOV B0MOV B0MOV B0MOV	A, #0FFH P0M, A P1M, A P5M, A	; Set all ports to be output mode.
B0BCLR	P1M.2	; Set P1.2 to be input mode.
B0BSET	P1M.2	; Set P1.2 to be output mode.



7.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	ı	-	-	-	ı	P02R	P01R	P00R
Read/Write	-	-	-	-	-	W	W	W
After reset	-	1	1	1	1	0	0	0

0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	P17R	P16R	P15R	-	P13R	P12R	P11R	P10R
Read/Write	W	W	W	-	W	W	W	W
After reset	0	0	0	-	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	P57R	P56R	P55R	P54R	P53R	P52R	P51R	P50R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

- Note: P1.4 is an input only pin without pull-up resister, so there is no P1.4 pull-up resistor control bit.
- **☀** Note: When set P1.4 to input mode, please add the series external 100 ohm on it.
- Note: P03~P06 are input I/O with pull up resistor, so there has no P03R~P06R pull up resistor control bit. ▶
- > Example: I/O Pull up Register


MOV A, #0FFH ; Enable Port0, 1, 5 Pull-up register,

B0MOV P0UR, A B0MOV P1UR, A B0MOV P5UR, A



7.3 I/O OPEN-DRAIN REGISTER

P1.0/P1.1 is built-in open-drain function. P1.0/P1.1 must be set as output mode when enable P1.0/P1.1 open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

Note: P1.0/P1.1 open-drain function can be 2nd PS/2 interface on chip. More detail information refer to PS/2 chapter.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	ı	ı	-	-	-	-	P110C	P100C
Read/Write	-	-	-	-	-	-	W	W
After reset	-	-	-	-	-	-	0	0

Bit [1:0] P1nOC: Port 1 open-drain control bit

0 = Disable open-drain mode

1 = Enable open-drain mode

Example: Enable P1.0 to open-drain mode and output high.

B0BSET P1.0 ; Set P1.0 buffer high.

B0BSET P10M ; Enable P1.0 output mode.

MOV A, #01H ; Enable P1.0 open-drain function.

B0MOV P1OC, A

- Note: P10C is write only register. Setting P100C must be used "MOV" instructions.
- > Example: Disable P1.0 to open-drain mode and output low.

MOV A, #0 ; Disable P1.0 open-drain function.

B0MOV P1OC, A

★ Note: After disable P1.0 open-drain function, P1.0 mode returns to last I/O mode.



7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	P06	P05	P04	P03	P02	P01	P00
Read/Write	-	R/W						
After reset	-	0	0	0	0	0	0	0

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R	R/W	R/W	R	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

★ Note: The P14 keeps "1" when external reset enable by code option.

Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P1 ; Read data from Port 1 B0MOV A, P5 ; Read data from Port 5

> Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port.

B0MOV P0, A B0MOV P1, A B0MOV P5, A

> Example: Write one bit data to output port.

B0BSET P1.3 ; Set P1.3 and P5.5 to be "1".

B0BSET P5.5

B0BCLR P1.3 ; Set P1.3 and P5.5 to be "0".

B0BCLR P5.5



8 TIMERS

8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

* Note: If watchdog is "Always_On" mode, it keeps running event under power down mode or green mode.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A,#5AH WDTR,A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
•••		
 JMP	MAIN	



Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:			; Check I/O.
Err:	JMP \$; Check RAM; I/O or RAM error. Program jump here and don't; clear watchdog. Wait watchdog timer overflow to reset IC.
Correct:	B0BSET	FWDRST	; I/O and RAM are correct. Clear watchdog timer and; execute program.; Only one clearing watchdog timer of whole program.
	CALL CALL	SUB1 SUB2	
	JMP	MAIN	




8.2 TIMER 0 (T0)

8.2.1 OVERVIEW

The T0 is an 8-bit binary up timer and event counter. If T0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service.

The main purposes of the T0 timer is as following.

- **8-bit programmable up counting timer:** Generates interrupts at specific time intervals based on the selected clock frequency.
- RTC timer: Generates interrupts at real time intervals based on the selected clock source. RTC function is only available in High_Clk code option = "IHRC_RTC".
- Green mode wakeup function: To can be green mode wake-up time as T0ENB = 1. System will be wake-up by T0 time out.



Note: In RTC mode, the T0 interval time is fixed at 0.5 sec and T0C is 256 counts.



8.2.2 TOM MODE REGISTER

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0rate2	T0rate1	T0rate0	-	-	-	T0TB
Read/Write	R/W	R/W	R/W	R/W	-	-	-	R/W
After reset	0	0	0	0	-	-	-	0

Bit 0 **T0TB:** RTC clock source control bit.

0 = Disable RTC (T0 clock source from Fcpu).

1 = Enable RTC.

Bit [6:4] **TORATE[2:0]:** TO internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

Bit 7 **T0ENB:** T0 counter control bit.

0 = Disable T0 timer.

1 = Enable T0 timer.

Note: T0RATE is not available in RTC mode. The T0 interval time is fixed at 0.5 sec.



8.2.3 TOC COUNTING REGISTER

TOC is an 8-bit counter register for T0 interval time control.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of T0C initial value is as following.

Example: To set 1ms interval time for T0 interrupt. High clock is internal 6MHz. Fcpu=Fosc/1. Select T0RATE=010 (Fcpu/64).

The basic timer table interval time of T0.

T0RATE	T0CLOCK	High speed mode	(Fcpu = 6MHz / 1)
TORATE	TOCLOCK	Max overflow interval	One step = max/256
000	Fcpu/256	10.923 ms	42.67 us
001	Fcpu/128	5.461 ms	21.33 us
010	Fcpu/64	2.731 ms	10.67 us
011	Fcpu/32	1.365 ms	5.33 us
100	Fcpu/16	0.683 ms	2.67 us
101	Fcpu/8	0.341 ms	1.33 us
110	Fcpu/4	0.171 ms	0.67 us
111	Fcpu/2	0.085 ms	0.33 us

^{*} Note: In RTC mode, T0C is 256 counts and generatesT0 0.5 sec interval time. Don't change T0C value in RTC mode.



8.2.4 TO TIMER OPERATION SEQUENCE

T0 timer operation sequence of setup T0 timer is as following.

Stop T0 timer counting, disable T0 interrupt function and clear T0 interrupt request flag.

B0BCLR FT0ENB ; T0 timer.

B0BCLR FT0IEN ; T0 interrupt function is disabled. B0BCLR FT0IRQ ; T0 interrupt request flag is cleared.

Set T0 timer rate.

MOV A, #0xxx0000b ;The T0 rate control bits exist in bit4~bit6 of T0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV T0M,A ; T0 timer is disabled.

Set T0 clock source from Fcpu or RTC.

BOBCLR FTOTB ; Select TO Fcpu clock source.

or

B0BSET FT0TB ; Select T0 RTC clock source.

Set T0 interrupt interval time.

MOV A,#7FH

B0MOV T0C,A ; Set T0C value.

Set T0 timer function mode.

B0BSET FT0IEN ; Enable T0 interrupt function.

Enable T0 timer.

B0BSET FT0ENB ; Enable T0 timer.




8.3 TIMER/COUNTER 0 (TC0)

8.3.1 OVERVIEW

The TC0 is an 8-bit binary up counting timer with double buffers. TC0 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT0 from P0.0 pin (Falling edge trigger). Using TC0M register selects TC0C's clock source from internal or external. If TC0 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC0 interrupt to request interrupt service. TC0 overflow time is 0xFF to 0x00 normally. Under PWM mode, TC0 overflow is decided by PWM cycle controlled by ALOAD0 and TC0OUT bits.

The main purposes of the TC0 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- **External event counter:** Counts system "events" based on falling edge detection of external clock signals at the INTO input pin.
- Buzzer output
- PWM output





8.3.2 TC0M MODE REGISTER

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **PWM0OUT:** PWM output control bit.

0 = Disable PWM output.

1 = Enable PWM output. PWM duty controlled by TC0OUT, ALOAD0 bits.

TC0OUT: TC0 time out toggle signal output control bit. Only valid when PWM0OUT = 0. Bit 1

0 = Disable, P5.4 is I/O function.

1 = Enable, P5.4 is output TC0OUT signal.

ALOAD0: Auto-reload control bit. Only valid when PWM0OUT = 0. Bit 2

0 = Disable TC0 auto-reload function.

1 = Enable TC0 auto-reload function.

TC0CKS: TC0 clock source select bit. Bit 3

0 = Internal clock (Fcpu or Fosc).

1 = External clock from P0.0/INT0 pin.

TC0RATE[2:0]: TC0 internal clock select bits. Bit [6:4]

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

Bit 7 TC0ENB: TC0 counter control bit.

0 = Disable TC0 timer.

1 = Enable TC0 timer.

Note: When TC0CKS=1, TC0 became an external event counter and TC0RATE is useless. No more P0.0 interrupt request will be raised. (P0.0IRQ will be always 0).



8.3.3 TC0C COUNTING REGISTER

TC0C is an 8-bit counter register for TC0 interval time control.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = N - (TC0 interrupt interval time * input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0C valid value	TC0C value binary type	Remark
	0	Х	Х	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	1	0	0	256	0x00~0xFF	xFF 00000000b~11111111b Overflow per 2	
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
1	-	-	-	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count

Example: To set 1ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0) and no PWM output (PWM0=0). High clock is internal 6MHz. Fcpu=Fosc/1. Select TC0RATE=010 (Fcpu/64).

TCOC initial value = N - (TC0 interrupt interval time * input clock)
=
$$256 - (1ms * 6MHz / 1 / 64)$$

= $256 - (10-3 * 6 * 106 / 1 / 64)$
= 162
= $A2H$

The basic timer table interval time of TC0.

TOORATE	TC0CLOCK	High speed mode (Fcpu = 6MHz / 1)					
TOURATE	TOUCLOCK	Max overflow interval	One step = max/256				
000	Fcpu/256	10.923 ms	42.67 us				
001	Fcpu/128	5.461 ms	21.33 us				
010	Fcpu/64	2.731 ms	10.67 us				
011	Fcpu/32	1.365 ms	5.33 us				
100	Fcpu/16	0.683 ms	2.67 us				
101	Fcpu/8	0.341 ms	1.33 us				
110	Fcpu/4	0.171 ms	0.67 us				
111	Fcpu/2	0.085 ms	0.33 us				



8.3.4 TC0R AUTO-LOAD REGISTER

TC0 timer is with auto-load function controlled by ALOAD0 bit of TC0M. When TC0C overflow occurring, TC0R value will load to TC0C by system. It is easy to generate an accurate time, and users don't reset TC0C during interrupt service routine.

TC0 is double buffer design. If new TC0R value is set by program, the new value is stored in 1st buffer. Until TC0 overflow occurs, the new value moves to real TC0R buffer. This way can avoid TC0 interval time error and glitch in PWM and Buzzer output.

Note: Under PWM mode, auto-load is enabled automatically. The ALOAD0 bit is selecting overflow boundary.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC0R initial value is as following.

TCOR initial value = N - (TC0 interrupt interval time * input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0R valid value	TC0R value binary type
	0	Х	Х	256	0x00~0xFF	00000000b~1111111b
	1	0	0	256	0x00~0xFF	00000000b~1111111b
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
1	-	-	-	256	0x00~0xFF	00000000b~1111111b


Example: To set 1ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0) and no PWM output (PWM0=0). High clock is internal 6MHz. Fcpu=Fosc/1. Select TC0RATE=010 (Fcpu/64).

TCOR initial value = N - (TC0 interrupt interval time * input clock)
=
$$256$$
 - (1ms * 6 MHz / 1 / 64)
= 256 - (10^{-3} * 6 * 10^{6} / 1 / 64)
= 162
= $A2H$



8.3.5 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC0OUT) is from TC0 timer/counter frequency output function. By setting the TC0 clock frequency, the clock signal is output to P5.4 and the P5.4 general purpose I/O function is auto-disable. The TC0OUT frequency is divided by 2 from TC0 interval time. TC0OUT frequency is 1/2 TC0 frequency. The TC0 clock has many combinations and easily to make difference frequency. The TC0OUT frequency waveform is as following.



Example: Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external high-speed clock is 4MHz. The TC0OUT frequency is 0.5KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 1KHz. The TC0 clock source is from external oscillator clock. T0C rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 131.

MOV B0MOV	A,#01100000B TC0M,A	; Set the TC0 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC0C,A TC0R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC0OUT FALOAD1 FTC0ENB	; Enable TC0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 auto-reload function ; Enable TC0 timer

* Note: Buzzer output is enable, and "PWM0OUT" must be "0".



8.3.6 TC0 TIMER OPERATION SEQUENCE

TC0 timer operation includes timer interrupt, event counter, TC0OUT and PWM. The sequence of setup TC0 timer is as following.

Stop TC0 timer counting, disable TC0 interrupt function and clear TC0 interrupt request flag.

B0BCLR FTC0ENB ; TC0 timer, TC0OUT and PWM stop.
B0BCLR FTC0IEN ; TC0 interrupt function is disabled.
B0BCLR FTC0IRQ ; TC0 interrupt request flag is cleared.

Set TC0 timer rate. (Besides event counter mode.)

MOV A, #0xxx0000b :The TC0 rate control bits exist in bit4~bit6 of TC0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV TC0M,A ; TC0 interrupt function is disabled.

Set TC0 timer clock source.

; Select TC0 internal / external clock source.

B0BCLR FTC0CKS ; Select TC0 internal clock source.

or

or

or

B0BSET FTC0CKS ; Select TC0 external clock source.

Set TC0 timer auto-load mode.

B0BCLR FALOAD0 ; Enable TC0 auto reload function.

or

B0BSET FALOAD0 ; Disable TC0 auto reload function.

Set TC0 interrupt interval time, TC0OUT (Buzzer) frequency or PWM duty cycle.

; Set TC0 interrupt interval time, TC0OUT (Buzzer) frequency or PWM duty.

MOV A,#7FH ; TC0C and TC0R value is decided by TC0 mode.

B0MOV TC0C,A ; Set TC0C value.

B0MOV TC0R,A ; Set TC0R value under auto reload mode or PWM mode.

; In PWM mode, set PWM cycle.

B0BCLR FALOAD0 ; ALOAD0, TC0OUT = 00, PWM cycle boundary is

B0BCLR FTC0OUT ; 0~255.

or

B0BCLR FALOAD0 ; ALOAD0, TC0OUT = 01, PWM cycle boundary is

BOBSET FTCOOUT ; 0~63.

B0BSET FALOAD0 ; ALOAD0, TC0OUT = 10, PWM cycle boundary is

BOBCLR FTCOOUT ; 0~31.

B0BSET FALOAD0 ; ALOAD0, TC0OUT = 11, PWM cycle boundary is

BOBSET FTCOOUT ; 0~15.

Set TC0 timer function mode.

B0BSET FTC0IEN ; Enable TC0 interrupt function.

or

B0BSET FTC0OUT ; Enable TC0OUT (Buzzer) function.

or

B0BSET FPWM0OUT ; Enable PWM function.

Enable TC0 timer.

B0BSET FTC0ENB ; Enable TC0 timer.



8.4 PWM0 MODE

8.4.1 OVERVIEW


PWM function is generated by TC0 timer counter and output the PWM signal to PWM0OUT pin (P5.4). The 8-bit counter counts modulus 256, 64, 32, 16 controlled by ALOAD0, TC0OUT bits. The value of the 8-bit counter (TC0C) is compared to the contents of the reference register (TC0R). When the reference register value (TC0R) is equal to the counter value (TC0C), the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM0 output is TC0R/256, 64, 32, 16.

PWM output can be held at low level by continuously loading the reference register with 00H. Under PWM operating, to change the PWM's duty cycle is to modify the TC0R.

Note: TC0 is double buffer design. Modifying TC0R to change PWM duty by program, there is no glitch and error duty signal in PWM output waveform. Users can change TC0R any time, and the new reload value is loaded to TC0R buffer at TC0 overflow.

ALOAD0	TC0OUT	PWM duty range	TC0C valid value	TC0R valid bits value	MAX. PWM Frequency (Fcpu = 6MHz)	Remark
0	0	0/256~255/256	0x00~0xFF	0x00~0xFF	11.719K	Overflow per 256 count
0	1	0/64~63/64	0x00~0x3F	0x00~0x3F	46.875K	Overflow per 64 count
1	0	0/32~31/32	0x00~0x1F	0x00~0x1F	93.75K	Overflow per 32 count
1	1	0/16~15/16	0x00~0x0F	0x00~0x0F	187.5K	Overflow per 16 count


The Output duty of PWM is with different TC0R. Duty range is from 0/256~255/256.





8.4.2 TCxIRQ and PWM Duty


In PWM mode, the frequency of TC0IRQ is depended on PWM duty range. From following diagram, the TC0IRQ frequency is related with PWM duty.






8.4.3 PWM Duty with TCxR Changing

In PWM mode, the system will compare TC0C and TC0R all the time. When TC0C<TC0R, the PWM will output logic "High", when TC0C ≧ TC0R, the PWM will output logic "Low". If TC0C is changed in certain period, the PWM duty will change in next PWM period. If TC0R is fixed all the time, the PWM waveform is also the same.



Above diagram is shown the waveform with fixed TC0R. In every TC0C overflow PWM output "High, when TC0C ≥ TC0R PWM output "Low". If TC0R is changing in the program processing, the PWM waveform will became as following diagram.



In period 2 and period 4, new Duty (TC0R) is set. TC0 is double buffer design. The PWM still keeps the same duty in period 2 and period 4, and the new duty is changed in next period. By the way, system can avoid the PWM not changing or H/L changing twice in the same cycle and will prevent the unexpected or error operation.



8.4.4 PWM PROGRAM EXAMPLE

Example: Setup PWM0 output from TC0 to PWM0OUT (P5.4). The clock source is internal 6MHz. Fcpu = Fosc/1. The duty of PWM is 30/256. The PWM frequency is about 6KHz. The PWM clock source is from external oscillator clock. TC0 rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 30.

MOV A,#01100000B

B0MOV TC0M,A ; Set the TC0 rate to Fcpu/4

MOV A,#30 ; Set the PWM duty to 30/256

B0MOV TC0C,A B0MOV TC0R,A

B0BCLR FTC0OUT ; Set duty range as 0/256~255/256.

B0BCLR FALOAD0

B0BSET FPWM0OUT ; Enable PWM0 output to P5.4 and disable P5.4 I/O function

B0BSET FTC0ENB ; Enable TC0 timer

* Note: The TC0R is write-only register. Don't process them using INCMS, DECMS instructions.

> Example: Modify TC0R registers' value.

MOV A, #30H ; Input a number using B0MOV instruction. B0MOV TC0R, A

INCMS BUF0 ; Get the new TC0R value from the BUF0 buffer defined by

NOP ; programming.

B0MOV A, BUF0 B0MOV TC0R, A

Note: The PWM can work with interrupt request.



8.5 T1, T2 8-BIT TIMER CAPTURE

8.5.1 OVERVIEW


The T1, T2 are 8-bit binary up timer captures for external pulse width, period measurement. Timer capture's trigger edge is controlled by TnG1, 0 and supports four types (falling edge, rising edge, positive pulse with, negative pulse width). If 2nd edge trigger occurrence, the interrupt request flag is set and timer counter stops counting. The counter value is input signal's positive/negative pulse width or period.

T1 input signal is from P0.1 and T2 is from P0.2. P0.1 and P0.2 must be set as input mode for timer capture input function. P0.1 and P0.2 in timer capture input mode has wake-up function from power down mode and green mode.

Note: T2 operation is equal to T1 operation. Use "Tn" to mean "T1" and "T2" in follow sections.

The main purposes of the Tn 8-bit timer capture.

- Input signal period (frequency inverse)measurement: When select Tn trigger edge to falling (TnG1,0 = 00) or rising (TnG1,0 = 01) edge, Tn timer capture can measure input signal's period. The period is frequency inverse.
- Input signal plus width measurement: When select Tn trigger edge as positive pulse width (TnG1,0 = 10) or negative pulse width (TnG1,0 = 11), Tn timer capture can measure input signal's positive and negative pulse width.





8.5.2 TnM MODE REGISTER

0ABH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1M	T1ENB	T1RATE2	T1RATE1	T1RATE0	-	-	T1G1	T1G0
Read/Write	R/W	R/W	R/W	R/W	-	-	R/W	R/W
After reset	0	0	0	0	-	-	0	0

0ADH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T2M	T2ENB	T2RATE2	T2RATE1	T2RATE0	-	-	T2G1	T2G0
Read/Write	R/W	R/W	R/W	R/W	-	-	R/W	R/W
After reset	0	0	0	0	-	-	0	0

Bit 7 **TnENB:** Tn counter control bit.

0 = Disable Tn timer capture.

1 = Enable Tn timer capture.

Bit [6:4] **TnRATE[2:0]:** Tn timer internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

...

110 = fcpu/4.

111 = fcpu/2.

Bit [1:0] **TnG1,0:** Tn timer capture trigger selection.

00 = Falling edge trigger for period measurement.

01 = Rising edge trigger for period measurement.

10 = Rising edge start and falling stop for positive pulse width measurement.

11 = Falling edge start and rising stop for negative pulse width measurement.

8.5.3 Tn COUNTING REGISTER

Tn counting register is an 8-bit register and increase one by one when Tn timer active.


0ACH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1C	T1C7	T1C6	T1C5	T1C4	T1C3	T1C2	T1C1	T1C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T2C	T2C7	T2C6	T2C5	T2C4	T2C3	T2C2	T2C1	T2C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0



8.5.4 Tn TIMER CAPTURE OPERATION

Tn timer capture is using input edge trigger Tn timer count and stop. Time base is controlled by TnRATE2~0 bits. After TnENB is set (TnENB=1), first edge input from external signal starts Tn counter. Second edge stops Tn counter and set TnIRQ as "1". TnC value is the result of pulse width or period. The next edge input can't restart Tn timer when TnIRQ = 1. TnIRQ must be cleared by firmware and Tn timer actives to catch next signal. TnRATE decides timer capture clock rate from system clock (Fcpu). The one count period is the unit time of TnC. The product of multiplication from TnC value multiplied by Tn unit time is result of input signal's pulse width or period. Tn timer capture operating sequence is as following.



Before using Tn timer capture, have to know input signal information (eg. pulse width or period range) to decide Tn time base. The time base value selection has to avoid TnC overflow (0x00>0xFF>0x00) and make sure TnC result in 8-bit range. If TnC is overflow, TnIRQ wouldn't be set and Tn keeps counting. When stop edge trigger occurrence, TnIRQ is set. TnC overflow occurs one time, the result is over 8-bit range, so the TnC is not correct value. Time base selection is very important. Please refer to the table as following.

High speed mode (Fcpu = 6MHz / 1)


TnRATE	TnCLOCK	Tn max interval TnC = FFh	Tn unit time = max/256 TnC=01h	Pulse width and period measure range.	Frequency measure range.
000	Fcpu/256	10.923 ms	42.67 us	42.67us~10.923 ms	23.44KHz~91.55Hz
001	Fcpu/128	5.461 ms	21.33 us	21.33us~5.461 ms	46.88KHz~183.12Hz
010	Fcpu/64	2.731 ms	10.67 us	10.67us~2.731 ms	93.72KHz~366.67Hz
011	Fcpu/32	1.365 ms	5.33 us	5.33us~1.365 ms	187.62KHz~732.6Hz
100	Fcpu/16	0.683 ms	2.67 us	2.67us~0.683 ms	374.53KHz~1.46KHz
101	Fcpu/8	0.341 ms	1.33 us	1.33us~0.341 ms	751.88KHz~2.94KHz
110	Fcpu/4	0.171 ms	0.67 us	0.67us~0.171 ms	1.49MHz~5.85KHz
111	Fcpu/2	0.085 ms	0.33 us	0.33us~0.085 ms	3.03MHz~11.76KHz




8.5.5 Tn INPUT PERIOD MEASUREMENT

Tn edge trigger as falling edge and rising edge is period measurement function. Input period measurement is equal to input frequency measure. The period is the frequency inverse. Falling to falling of signal includes one high pulse and one low pulse. The combination of high and low pulses is a full cycle signal. Rising to rising edge is the same. Set Tn time base and select Tn edge as falling edge or rising edge, the Tn function is to measure input signal's period (frequency).

• Falling edge trigger period measurement waveform.



• Rising edge trigger period measurement waveform.





Example: Using T1 to measure P0.1/T1IN input 10KHz frequency. T1RATE is Fcpu/8. Fhosc=6MHz, Fcpu=Fhosc/1=6MHz. T1 edge trigger is falling edge.

; Set T1 mode.

CLR T1C ; Clear T1 counter buffers.

B0BCLR FT1IRQ ; Clear T1IRQ.

MOV A, #01010000h ; Set T1RATE = Fcpu/8. B0MOV T1M, A ; Set T1 edge is falling edge.

B0BSET FT1ENB ; Enable T1 timer.

; Start to measure P0.1/T1IN input frequency.

Chk_T1IRQ:

B0BTS1 FT1IRQ ; Check T1IRQ set status..

JMP Chk_T1IRQ

B0MOV A, T1C ; T1C=75 B0MOV T1CBUF, A ; Save T1C.

.. ; Application program.

CLR T1C ; Clear T1C. B0BCLR FT1IRQ ; Clear T1IRQ.

JMP Chk T1IRQ ; Measure next signal.

The T1C = 75. Time base is 1.33us in T1RATE=101 (Fcpu/8) and Fcpu = 6MHz.

Input frequency = 1 / (1.33us * 75) = 10.025KHz ≈ 10KHz

Above example is using polling to check TnIRQ. Tn supports interrupt function. When TnIEN=1 and TnIRQ=1, program counter (PC) points to interrupt vector (ORG 8) and process interrupt service routine.

ORG 8

JMP ISR ; Go to interrupt service routine.

ORG 10 ; User's program. ... ; T1 setting.

B0BSET FT1IEN ; Enable T1 interrupt function.

; main program.

ISR:

PUSH ; Save ACC and PFLGA.

Chk_T1IRQ:

B0BTS1 FT1IRQ ; Check T1IRQ set status..

JMP Chk_T1IRQ

BOMOV A, T1C ; T1C=75 BOMOV T1CBUF, A ; Save T1C.

... ; Application program. CLR T1C : Clear T1C.

B0BCLR FT1IRQ ; Clear T1IRQ for next frequency measurement.


POP ; Reload ACC and PFLAG. ; Exit interrupt service routine.




8.5.6 Tn INPUT PULSE WIDTH MEASUREMENT

Tn timer includes pulse width measurement. Select trigger edge direction to decide positive and negative pulse width measurement. TnG1, 0 = 10 is positive pulse width measurement. Rising edge starts Tn timer and falling edge stop Tn counting. TnG1, 0 = 11 is negative pulse width measurement. Falling edge starts Tn timer and rising edge stop Tn counting. End of pulse width measurement, TnIRQ=1 and cleared by firmware for next pulse width measurement.

• Positive pulse width measurement waveform.



Negative pulse width measurement waveform.





Example: Using T1 to measure P0.1/T1IN input 120us high pulse width. T1RATE is Fcpu/8. Fhosc=6MHz, Fcpu=Fhosc/1=6MHz. T1 edge trigger is falling edge.

; Set T1 mode.

CLR T₁C : Clear T1 counter buffers.

B0BCLR FT1IRQ ; Clear T1IRQ.

MOV A, #01010010h ; Set T1RATE = Fcpu/8.

B0MOV T1M, A ; Set T1G1, T1G0 = 10 positive pulse measurement.

BOBSET ; Enable T1 timer. FT1ENB

; Start to measure P0.1/T1IN input frequency.

Chk T1IRQ:

B0BTS1 FT1IRQ ; Check T1IRQ set status..

JMP Chk_T1IRQ

B0MOV A. T1C : T1C=90 T1CBUF, A Save T1C. **B0MOV**

Application program.

CLR T₁C Clear T1C. **B0BCLR** ; Clear T1IRQ. FT1IRQ

JMP Chk_T1IRQ ; Measure next signal.

The T1C = 90. Time base is 1.33us in T1RATE=101 (Fcpu/8) and Fcpu = 6MHz.

Positive pulse width = 1.33us * 90 = 119.7 us ≈ 120 us

Above example is using polling to check TnIRQ. Tn supports interrupt function. When TnIEN=1 and TnIRQ=1, program counter (PC) points to interrupt vector (ORG 8) and process interrupt service routine.

ORG 8

JMP ISR : Go to interrupt service routine.

ORG 10 ; User's program.

; T1 setting.

B0BSET FT1IEN Enable T1 interrupt function.

; main program.

PUSH ; Save ACC and PFLGA.

Chk T1IRQ:

ISR:

B0BTS1 FT1IRQ ; Check T1IRQ set status..

JMP Chk_T1IRQ

B0MOV A, T1C : T1C=90 **B0MOV** T1CBUF, A : Save T1C.

; Application program.

CLR T₁C : Clear T1C.

FT1IRQ **B0BCLR** ; Clear T1IRQ for next frequency measurement.

POP ; Reload ACC and PFLAG. **RETI** ; Exit interrupt service routine.



9 UNIVERSAL SERIAL BUS (USB)

9.1 OVERVIEW

The USB is the answer to connectivity for the PC architecture. A fast, bi-directional, isochronous, low-cost, dynamically attachable serial interface is consistent with the requirements of the PC platform of today and tomorrow. The SONIX USB microcontrollers are optimized for human-interface computer peripherals such as a mouse, joystick, and game pad.

USB Specification Compliance

- Conforms to USB Low speed specifications, Version 1.1.
- Conforms to USB HID Specification, Version 1.11.
- Supports 1 low-speed USB device address.
- Supports 1 control endpoint and 3 interrupt endpoints.
- Integrated USB transceiver.
- 5V to 3.3V regulator for supply IC power and pull-up resistor on D- when the USB function enable.

9.2 USB MACHINE

The USB machine allows the microcontroller to communicate with the USB host. The hardware handles the following USB bus activity independently of the microcontroller.

The USB machine will do:

- Translate the encoded received data and format the data to be transmitted on the bus.
- · CRC checking and generation by hardware. If CRC is not correct, hardware will not send any response to USB host.
- Send and update the data toggle bit (Data1/0) automatically by hardware.
- Send appropriate ACK/NAK/STALL handshakes control by USB control registers.
- SETUP, IN, or OUT Token type identification. Set the appropriate bit once a valid token is received.
- · Place valid received data in the appropriate endpoint FIFOs.
- · Bit stuffing/unstuffing.
- · Address checking. Ignore the transactions not addressed to the device.
- Endpoint checking. Check the endpoint's request from USB host, and set the appropriate bit of registers.
- · Send the ACK handshake to the OUT token response automatically by hardware.

Firmware is required to handle the rest of the following tasks:

- · Coordinate enumeration by decoding USB device requests.
- · Fill and empty the FIFOs.
- Suspend/Resume coordination.
- · Remote wake up function.
- · Determine the right interrupt request of USB communication.



9.3 USB INTERRUPT

The USB function will accept the USB host command and generate the relative interrupts, and the program counter will go to 0x08 vector. Firmware is required to check the USB status bit to realize what request comes from the USB host. The USB function interrupt is generated when:

- The endpoint 0 is set to accept a SETUP token.
- The device receives an ACK handshake after a successful read transaction (IN) from the host.
- If the endpoint is in ACK OUT modes, an interrupt is generated when data is received.
- The USB host send USB suspend request to the device.
- · USB bus reset event occurs.
- The USB endpoints interrupt after a USB transaction complete is on the bus.
- The USB resume when the USB bus is placed in the suspend state.

The following examples show how to avoid the error of reading or writing the endpoint FIFOs and to do the right USB request routine according to the flag.

Example: Save the UDP0, UDP1, ACC and Status flag when interrupt request occurs. To avoid the error when read or write data in the endpoints FIFOs.

```
ORG 0x8
PUSH
                       ; Save ACC and status flag
mov a, UDP0
                       ; Save the UDP0 register value to UDP0 TEMP
mov UDP0 TEMP, a
mov a, UDP1
                       ; Save the UDP1 register value to UDP1_TEMP
mov UDP1 TEMP,
mov a, UDP0 TEMP
                       ; Load the UDP0_TEMP register value to UDP0
mov UDP0, a
mov a, UDP1 TEMP
mov UDP1, a
                       ; Load the UDP1 TEMP register value to UDP1
POP
                       : Load the ACC and status flag
RETI
```

Example: Defining USB Interrupt Request. The interrupt service routine is following ORG 8.

```
ORG 0x8
b0bts0
         UStatus.6
                       ; check Device suspend
jmp USB_Suspend
                       ; USB suspend occurs, jump to USB_Suspend routine
b0bts0
       UStatus.5
                       ; check Bus Reset
                       ; Jump to Bus_Reset routine
jmp Bus_Reset
                       ; check EP0_In_Token
b0bts1
         UE0R.5
jmp EP0 In
                       ; Jump to EP0 In Token routine.
                       ; check EP0_Out_Token or Setup token
         UE0R.6
b0bts0
jmp EP0_Setup
                       ; Jump to Setup routine.
b0bclr
         UE0R.5
                       ; Clear out token flag
RETI
```



9.4 USB ENUMERATION

A typical USB enumeration sequence is shown below.

- 1. The host computer sends a SETUP packet followed by a DATA packet to USB address 0 requesting the Device descriptor.
- 2. Firmware decodes the request and retrieves its Device descriptor from the program memory tables.
- The host computer performs a control read sequence and Firmware responds by sending the Device descriptor over the USB bus, via the on-chip FIFO.
- 4. After receiving the descriptor, the host sends a SETUP packet followed by a DATA packet to address 0 assigning a new USB address to the device.
- Firmware stores the new address in its USB Device Address Register after the no-data control sequence completes.
- The host sends a request for the Device descriptor using the new USB address.
- Firmware decodes the request and retrieves the Device descriptor from program memory tables.
- 8. The host performs a control read sequence and Firmware responds by sending its Device descriptor over the USB bus.
- 9. The host generates control reads from the device to request the Configuration and Report descriptors.
- 10. Once the device receives a Set Configuration request, its functions may now be used.
- 11. Firmware should take appropriate action for Endpoint 1~3 transactions, which may occur from this point.

9.5 USB REGISTERS

9.5.1 USB DEVICE ADDRESS REGISTER

The USB Device Address Register (UDA) contains a 7-bit USB device address and one bit to enable the USB function. This register is cleared during a reset, setting the USB device address to zero and disable the USB function.

0A0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDA	UDE	UDA6	UDA5	UDA4	UDA3	UDA2	UDA1	UDA0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

- **Bit [6:0] UDA [6:0]:** These bits must be set by firmware during the USB enumeration process (i.e., SetAddress) to the non-zero address assigned by the USB host.
- **Bit 7 UDE: Device Function Enable.** This bit must be enabled by firmware to enable the USB device function. After the bit is set, the D- will pull up automatically to indicate the low speed device to the USB host. 0 = Disable USB device function.
 - 1 = Enable USB device function.



9.5.2 USB ENDPOINT 0 ENABLE REGISTER

An endpoint 0 (EP0) is used to initialize and control the USB device. EP0 is bi-directional (Control pipe), as the device, can both receive and transmit data, which provides to access the device configuration information and allows generic USB status and control accesses.

0A1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE0R	UE0E	UE0S	UE0DO	UE0DI	UE0C3	UE0C2	UE0C1	UE0C0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- **Bit [3:0] UEOC [3:0]:** Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint 0 FIFO.
- **Bit 4 UE0DI:** Indicate endpoint 0 data ready to host (IN token).
 - 0 = Data is ready in EP0 FIFO for USB host drawing out. Firmware set the bit zero to indicate that data is ready. Hardware will send an ACK to complete the transaction and set the bit to 1 after the IN token transaction.
 - 1 = Data is not ready in EP0 FIFO for IN token. Hardware will send NAK handshakes response to any IN token sent to this endpoint. In addition, set this bit and the bit 3 of UPID register will send the STALL handshake response to any IN token sent to this endpoint.
- **Bit 5 UE0DO:** Indicate endpoint 0 data ready from host (OUT token).
 - 0 = Data doesn't finish carrying.
 - 1 = Data carries successfully, and data is ready in EP0 FIFO.
- Bit 6 UEOS: The Bit indicates that the USB function receives the Setup packet or OUT packet.
 - 0 = A valid OUT packet has been received.
 - 1 = A valid SETUP packet has been received.
- **Bit 7 UE0E:** USB endpoint 0 function enable bit.
 - 0 = disable USB endpoint 0 function.
 - 1 = enable USB endpoint 0 function.



9.5.3 USB ENDPOINT 1 ENABLE REGISTER

The communication with the USB host using endpoint 1, endpoint 1's FIFO is implemented as 8 bytes of dedicated RAM. The endponit1 is an interrupt endpoint.

0A2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE1R	UE1E	FFS1	UE1DO	UE1DI	UE1C3	UE1C	UE1C1	UE1C0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

UE1C [3:0]: Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the Bit [3:0] count with the number of bytes to be transmitted to the host from the endpoint 1 FIFO.

Bit 4 **UE1DI:** Indicate endpoint 1 data ready to host (IN token).

> 0 = Data is ready in EP1 FIFO for USB host drawing out. Firmware set the bit zero to indicate that data is ready. Hardware will send an ACK to complete the transaction and set the bit to 1 after the IN token transaction.

> 1 = Data is not ready in EP1 FIFO for IN token. Hardware will send NAK handshakes response to any IN token sent to this endpoint. In addition, set this bit and the bit 4 of UPID register will send the STALL handshake response to any IN token sent to this endpoint.

Bit 5 **UE1DO:** Indicate endpoint 1 data ready from host (OUT token).

0 = Data doesn't finish carrying. Clear the bit by firmware after the FIFO data is already read.

1 = Data carries successfully, and data is ready in EP1 FIFO.

Bit 6 FFS1: endpoint 1 FIFO selection control bit.

FFS1	UE1DO=1, endpoint OUT data	UE1DI=1, endpoint IN data
0	FIFO 1	FIFO 0
1	FIFO 0	FIFO 1

Bit 7 **UE1E:** USB endpoint 1 function enable bit.

0 = disable USB endpoint 1 function.

1 = enable USB endpoint 1 function.

The following examples show how to do the right USB endpoints request routine according to the flag.

Example: Check the Endpoint 1's IN request

B0BTS1 UE1R.4

NOP

CALL EP1_FUNCTION

EP1 FUNCTION:

WRITE EP1:

EP1_WR_RAM_addr_set #0x8 :SET Endpoint 1 FIFO address EP1 WR RAM data MOUSE KEY ;Write MOUSE KEY to FIFO. EP1 WR RAM_addr_add #0x1

;FIFO address + 1

EP1_WR_RAM_data MOUSE_X_AXIS ;Write MOUSE_X_AXIS to FIFO.

MOV a, #0x88 ;1.keep enable ep1

;2.counter = 8 (Send 8 byte)

;3.Ready to transfer (bit4=0), ACK handshake

B0MOV UE1R, a

RET



Example: Check the Endpoint 1's OUT request

B0BTS1 UE1R.5

NOP

CALL EP1_FUNCTION

EP1_FUNCTION:

READ_EP1:

EP1_RD_RAM_addr_set #0x8 ;SET Endpoint 1 FIFO address

EP1_RD_RAM_data ;Data move to ACC

MOV FIFO_DATA_0, A ;Data move to FIFO_DATA_0

EP1_RD_RAM_addr_add #0x1 ;FIFO address + 1 EP1_RD_RAM_data ;Data move to ACC

••

b0bclr UE1R.5 ;Clear bit after "read data from FIFO already"

;Hardware will set the bit after receive the data.

RET

9.5.4 USB ENDPOINT 2 ENABLE REGISTER

The communication with the USB host using endpoint 2, endpoint 2's FIFO is implemented as 8 bytes of dedicated RAM. The endpoint2 is an interrupt endpoint.

0A3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE2R	UE2E	FFS2	UE2DO	UE2DI	UE2C3	UE2C	UE2C1	UE2C0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit [3:0] UE2C [3:0]: Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint 2 FIFO.

Bit 4 UE2DI: Indicate endpoint 2 data ready to host (IN token).

0 = Data is ready in EP2 FIFO for USB host drawing out. Firmware set the bit zero to indicate that data is ready. Hardware will send an ACK to complete the transaction and set the bit to 1 after the IN token transaction.

1 = Data is not ready in EP2 FIFO for IN token. Hardware will send NAK handshakes response to any IN token sent to this endpoint. In addition, set this bit and the bit 5 of UPID register will send the STALL handshake response to any IN token sent to this endpoint.

Bit 5 UE2DO: Indicate endpoint 2 data ready from host (OUT token).

0 = Data doesn't finish carrying. Data doesn't finish carrying. Clear the bit by firmware after the FIFO data is already read.

1 = Data carries successfully, and data is ready in EP2 FIFO.

Bit 6 FFS2: endpoint 2 FIFO selection control bit.

FFS2	UE2DO=1, endpoint OUT data	UE2DI=1, endpoint IN data
0	FIFO 1	FIFO 0
1	FIFO 0	FIFO 1

Bit 7 UE2E: USB endpoint 2 function enable bit.

0 = disable USB endpoint 2 function.

1 = enable USB endpoint 2 function.



9.5.5 USB ENDPOINT 3 ENABLE REGISTER

The communication with the USB host using endpoint 3, endpoint 3's FIFO is implemented as 8 bytes of dedicated RAM. The endpoint3 is an interrupt endpoint.

0A4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE3R	UE3E	FFS3	UE3DO	UE3DI	UE3C3	UE3C	UE3C1	UE3C0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit [3:0] UE3C [3:0]: Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint 3 FIFO.

Bit 4 UE3DI: Indicate endpoint 3 data ready to host (IN token).

0 = Data is ready in EP6 FIFO for USB host drawing out. Firmware set the bit zero to indicate that data is ready. Hardware will send an ACK to complete the transaction and set the bit to 1 after the IN token transaction.

1 = Data is not ready in EP6 FIFO for IN token. Hardware will send NAK handshakes response to any IN token sent to this endpoint. In addition, set this bit and the bit 6 of UPID register will send the STALL handshake response to any IN token sent to this endpoint.

Bit 5 UE3DO: Indicate endpoint 3 data ready from host (OUT token).

0 = Data doesn't finish carrying. Data doesn't finish carrying. Clear the bit by firmware after the FIFO data is already read.

1 = Data carries successfully, and data is ready in EP3 FIFO.

Bit 6 FFS3: endpoint 3 FIFO selection control bit.

FFS3	UE3DO=1, endpoint OUT data	UE3DI=1, endpoint IN data
0	FIFO 1	FIFO 0
1	FIFO 0	FIFO 1

Bit 7 UE3E: USB endpoint 3 function enable bit.

0 = disable USB endpoint 3 function.

1 = enable USB endpoint 3 function.

9.5.6 USB DATA POINTER 0 REGISTER

FIFO 0's address pointer. Use the point to set the FIFO address for reading data from FIFO and writing data to FIFO.

0A5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDP0				UDP04	UDP03	UDP02	UDP01	UDP00
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

Address [07]~address [00]: data buffer for endpoint 0. Check the bit 7 of the USTATUS register (0xA9H) to select the right FIFO.

Address [0F]~address [08]: data buffer for endpoint 1. Check the bit 6 of the UE1E register (0xA2H) to select the right FIFO.

Address [17]~address [10]: data buffer for endpoint 2. Check the bit 6 of the UE2E register (0xA3H) to select the right FIFO.

Address [1F]~address [18]: data buffer for endpoint 3. Check the bit 6 of the UE3E register (0xA4H) to select the right FIFO.

The following examples show how to do select the right FIFO address pointer.



```
Example 1. Set endpoint 0's FIFO address, when reading data from FIFO.
EP0_FIFO_READ_Address:
         B0BTS0 0xA9.7
         JMP udp0 address set
                                     :Go to set the UDP0 address
         JMP udp1_address_set
                                     ;Go to set the UDP1 address
udp0_address_set:
         MOV
                  A, address
                  UDP0, A
         MOV
                  user_define_routine
         JMP
udp1 address set:
         MOV
                  A, address
         MOV
                  UDP1, A
                  user_define_routine
         JMP
Example 2. Read data from EP0 FIFO.
EP0_FIFO_RD_data:
         B0BTS0 0xA9.7
                                          ;check the bit to select the right FIFO
         JMP
                  read endpoint0 FIFO UDR0
         JMP
                  read_endpoint0_FIFO_UDR1
read_endpoint0_FIFO_UDR0:
         MOV
                  A, UDR0
                                          ; move FIFO's data to A
         JMP
                  user_define_routine
read_endpoint0_FIFO_UDR1:
         MOV
                                          ;move FIFO's data to A
                  A, UDR1
         JMP
                  user_define_routine
Example 3. Set endpoint 1's FIFO address, when writing data to FIFO.
EP1 FIFO WRITE Address:
         B0BTS1 0xA2.6
         JMP
                  udp0 address set
                                          :Go to set the UDP0 address
         JMP
                  udp1 address set
                                          ;Go to set the UDP1 address
udp0_address_set:
         MOV
                  A, address
                                     ; set the right address to UDP. Address of EP1 is from 0x08 ~ 0x0F
                  UDP0, A
         MOV
         JMP
                  user_define_routine
udp1_address_set:
                                     ; set the right address to UDP. Address of EP1 is from 0x08 ~ 0x0F
         MOV
                  A, address
         MOV
                  UDP1, A
         JMP
                  user_define_routine
Example 4. Write data to EP2 FIFO.
EP2_FIFO_WRITE_data:
         B0BTS1 0xA3.6
                                     ;check the bit to select the right FIFO
         JMP
                  write_endpoint2_FIFO_UDR0
         JMP
                  write_endpoint2_FIFO_UDR1
write endpoint2 FIFO UDR0
         MOV
                  A, UDR0
         JMP
                  user_define_routine
write _endpoint2_FIFO_UDR1
                  A, UDR1
         MOV
```

user_define_routine

JMP



9.5.7 USB DATA REGISTER

Store the data, which UDP0 point to.

0A6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDR0	UDR07	UDR06	UDR05	UDR04	UDR03	UDR02	UDR01	UDR00
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

9.5.8 USB DATA POINTER 1 REGISTER

FIFO 1's address pointer. Use the point to set the FIFO address for reading data from FIFO and writing data to FIFO.

0A7H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDP1				UDP14	UDP13	UDP12	UDP11	UDP10
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

Address [07]~address [00]: data buffer for endpoint 0. Check the bit 7 of the USTATUS register (0xA9H) to select the right FIFO.

Address [0F]~address [08]: data buffer for endpoint 1. Check the bit 6 of the UE1E register (0xA2H) to select the right FIFO

Address [17]~address [10]: data buffer for endpoint 2. Check the bit 6 of the UE2E register (0xA3H) to select the right FIFO

Address [1F]~address [18]: data buffer for endpoint 3. Check the bit 6 of the UE3E register (0xA4H) to select the right FIFO.

9.5.9 USB DATA REGISTER

Store the data, which UDP1 point to.

H8A0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDR1	UDR17	UDR16	UDR15	UDR14	UDR13	UDR12	UDR11	UDR10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

9.5.10 USB STATUS REGISTER

The USB status register indicate the status of USB suspend request, USB bus reset and some other two indicate bits for FIFO selection and OUT token data counter.

0A9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
USTATUS	FFS0	USPND	URST	UEP0OC4	UEP0OC3	UEP0OC2	UEP0OC1	UEP0OC0
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
After reset	-	0	0	0	0	0	0	0

Bit [4:0] UEP0C [4:0]: USB endpoint OUT token data counter.

Bit 5 URST: USB bus reset.

0 = Non-bus reset.

1 = Set to 1 by hardware when USB bus reset request.

Bit 6 USPND: indicate USB suspend status.

0 = Non-suspend status. When MCU wakeup from sleep mode by USB resume wakeup request, the bit will changes from 1 to 0 after eight instruction cycles. The bit works on MCU normal mode, sleep mode, green mode and the slow mode with high clock turn on.

1 = Set to 1 by hardware when USB suspend request.

Bit 7 FFS0: endpoint 0 FIFO selection control bit.

FFS0	UE0DO=1, endpoint OUT data	UE0DI=1, endpoint IN data FIFO 0			
0	FIFO 1				
1	FIFO 0	FIFO 1			



9.5.11 UPID REGISTER

Forcing bits allow firmware to directly drive the D+ and D- pins.

0AAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UPID		EP3STALL	EP2STALL	EP1STALL	EP0STALL	UBDE	DDP	DDN
Read/Write	-	W	W	W	W	W	W	W
After reset	-	0	0	0	0	0	0	0

Bit 0 DDN: Drive D- on the USB bus.

0 = drive D- low. 1 = drive D- high.

Bit 1 DDP: drive D+ on the USB bus.

0 = drive D+ low. 1 = drive D+ high.

Bit 2 UBDE: Enable to direct drive USB bus.

0 = disable.1 = enable.

Bit 3 EPOSTALL: Send STALL handshakes to any IN token response sent to endpoint 0.

1 = set this bit and the bit 4 of UE0R register will send the STALL handshake response to any IN token sent to endpoint 0.

0 = Disable endpoint 0 STALL handshake response.

Bit 4 EP1STALL: Send STALL handshakes to any IN token response sent to endpoint 1.

1 = set this bit and the bit 4 of UE1R register will send the STALL handshake response to any IN token sent to endpoint 1.

0 = Disable endpoint 1 STALL handshake response.

Bit 5 EP2STALL: Send STALL handshakes to any IN token response sent to endpoint 2.

1 = set this bit and the bit 4 of UE2R register will send the STALL handshake response to any IN token sent to endpoint 2.

0 = Disable endpoint 2 STALL handshake response.

Bit 6 EP3STALL: Send STALL handshakes to any IN token response sent to endpoint 3.

1 = set this bit and the bit 4 of UE3R register will send the STALL handshake response to any IN token sent to endpoint 3.

0 = Disable endpoint 3 STALL handshake response.



10 PS/2 INTERFACE


10.1 OVERVIEW

PS/2 interface is built in the microcontroller. There are two PS/2 interfaces. One is from SCK, SDA pins and includes internal 5K pull-up resistors. The other is using P1.0, P1.1 open-drain mode to make PS/2 interface and the external 5K pull-up resistors must be set by user. Use firmware to achieve PS/2 communication. In behind sections, PS2_1 is the PS/2 interface from SCK, SDA. PS2_2 is the PS/2 using P1.0, P1.1 open-drain function.

10.2 PS/2 OPERATION


PS/2 is a kind of serial interface to control PC's peripheral devices. This interface extensively apply to mouse and keyboard. PS/2 waveform is as following.

Device to Host:



One pocket includes start bit (Clock and data pins are low status.), one byte data (LSB to MSB), parity bit (odd parity) and stop bit (Clock is low status and data is high status.). The clock typical frequency is 15KHz.

Host to Divice:




One pocket includes a period silence time (Clock falling to first clock rising. The period time is ≤ 15ms.), start bit (Clock and data pins are low status.), one byte data (LSB to MSB), parity bit (odd parity), stop bit (Clock is low status and data is high status.) and ACK bit (Device set data pin to low status.). The clock typical frequency is 15KHz.

Firmware must include clock 15KHz signal generator, odd parity calculate, start/stop/ack bit routine to get a basic PS/2 protocol signal, and follow PS/2 protocol specification to define PC's peripheral device (mouse or keyboard) transmitting data form and contents.



10.3 PS2_1 DESCRIPITON

PS2_1 interface is from SCK and SDA pins which open-drain structure. SCKM, SDAM bits control SCK, SDA direction. PS2_1 builds in internal 5K ohm pull-up resistors controlled by PS2ENB bit of PS2M register. PS2ENB=0, internal pull-up resistors disable and SCK, SDA are open-drain without pull-up resistor. PS2ENB=1, internal pull-up resistor enable. PS/2 communication is controlled by firmware.



PS2M initial value = 0xxx 0000

Ī	0AFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	PS2M	PS2ENB	-	-	-	SDA	SCK	SDAM	SCKM
	Read/Write	R/W	-	-	-	R/W	R/W	R/W	R/W
	After reset	0	-	-	-	0	0	0	0

Bit 7 **PS2ENB:** PS2 internal 5K ohm pull-up resistor control bit.

0 = Disable. 1 = Enable.

Bit [3:2] SDA, SCK: SDA, SCK data buffer.

0 = Data 0. 1 = Data 1.

Bit [1:0] SDAM, SCKM: SDA, SCK mode control bit.

0 = Input mode. 1 = Output mode.


Note: Use PS2_1 for PS/2 communication, the USB must be disable (UDE=0).



10.4 PS2 2 DESCRIPITON

PS2_2 interface is using P1.0, P1.1 open-drain mode to do PS/2 interface. The PS/2 pull-up resistors are external 5K ohm by hardware design. Set P1.0, P1.1 to be open-drain structure by P1OC register and PS/2 communication is controlled by firmware.

- External hardware must include external 5K ohm pull-up resistors.
- P1.0, P1.1 must be set as open-drain mode.
- Use firmware to make PS/2 communication routine.





INSTRUCTION TABLE

Field	Mnemo	nic	Description	С	DC	Ζ	Cycle
	MOV	A,M	A ← M	-	-	V	1
М	MOV	M,A	M ← A	-	-	-	1
0	B0MOV	A,M	$A \leftarrow M \text{ (bank 0)}$	-	-		1
V	B0MOV	M,A	$M (bank 0) \leftarrow A$	-	-	-	1
Е	MOV	A,I	A ← I	-	-	-	1
	B0MOV	M,I	M ← I, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)	-	-	-	1
	XCH	A,M	$A \longleftrightarrow M$	-	-	-	1+N
	B0XCH	A,M	$A \longleftrightarrow M \text{ (bank 0)}$	-	-	-	1+N
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
	ADC	A,M	A ← A + M + C, if occur carry, then C=1, else C=0	V	√	√	1
Α	ADC	M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	V	V	1	1+N
R	ADD	A,M	A ← A + M, if occur carry, then C=1, else C=0	V	V	√	1
1	ADD	M,A	$M \leftarrow A + M$, if occur carry, then C=1, else C=0	V	√	1	1+N
Т	B0ADD	M,A	M (bank 0) ← M (bank 0) + A, if occur carry, then C=1, else C=0	V	V	1	1+N
Н	ADD	A,I	$A \leftarrow A + I$, if occur carry, then C=1, else C=0	V	√	√	1
М	SBC	A,M	A ← A - M - /C, if occur borrow, then C=0, else C=1	V	√	√	1
E	SBC	M,A	$M \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√		1+N
Т	SUB	A,M	A ← A - M, if occur borrow, then C=0, else C=1	V	√	√	1
1	SUB	M,A	M ← A - M, if occur borrow, then C=0, else C=1	√	√	√	1+N
С	SUB	A,I	A ← A - I, if occur borrow, then C=0, else C=1	√	√	√	1
	AND	A,M	A ← A and M	-	-	√	1
L	AND	M,A	M ← A and M	-	-	V	1+N
0	AND	A,I	A ← A and I	-	-	1	1
G	OR	A,M	$A \leftarrow A \text{ or } M$	-	-	1	1
i	OR	M,A	$M \leftarrow A \text{ or } M$	-	-	√	1+N
С	OR	A,İ	A ← A or I	-	-	√	1
	XOR	A,M	$A \leftarrow A \text{ xor } M$	-	-	V	1
	XOR	M,A	M ← A xor M	-	-	1	1+N
	XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-	1	1
	SWAP	М	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	-	-	-	1
Р	SWAPM	М	M(b3~b0, b7~b4) ← M(b7~b4, b3~b0)	-	-	-	1+N
R	RRC	М	$A \leftarrow RRCM$	√	-	-	1
0	RRCM	М	M ← RRC M	V	-	-	1+N
С	RLC	М	$A \leftarrow RLC M$	√	-	-	1
E	RLCM	М	M ← RLC M		-	-	1+N
S	CLR	М	$M \leftarrow 0$	-	-	-	1
S	BCLR	M.b	M.b ← 0	-	-	-	1+N
	BSET	M.b	M.b ← 1	-	-	-	1+N
	B0BCLR	M.b	M(bank 0).b ← 0	-	-	-	1+N
	B0BSET	M.b	M(bank 0).b ← 1	-	-	1	1+N
	CMPRS	A,I	$ZF,C \leftarrow A - I$, If $A = I$, then skip next instruction	√	-	√	1 + S
В	CMPRS	A,M	$ZF,C \leftarrow A - M$, If A = M, then skip next instruction		-		1 + S
R	INCS	М	$A \leftarrow M + 1$, If $A = 0$, then skip next instruction	-	-	-	1+ S
Α	INCMS	М	$M \leftarrow M + 1$, If M = 0, then skip next instruction	-	-	-	1+N+S
N	DECS	М	$A \leftarrow M - 1$, If $A = 0$, then skip next instruction	-	-	-	1+ S
С	DECMS	М	$M \leftarrow M - 1$, If $M = 0$, then skip next instruction	-	-	-	1+N+S
Н	BTS0	M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1	M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
1	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
	JMP	d	PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
	CALL	d	Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
М	RET		PC ← Stack	-	-		2
- 1	RETI		PC ← Stack, and to enable global interrupt	-	-	-	2
S	PUSH		To push ACC and PFLAG (except NT0, NPD bit) into buffers.	-	-		1
С	POP		To pop ACC and PFLAG (except NT0, NPD bit) from buffers.				1
	NOP		No operation	-	-	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1.

2. If branch condition is true then "S = 1", otherwise "S = 0".



12 DEVELOPMENT TOOL


SONIX provides ICE (in circuit emulation), IDE (Integrated Development Environment), EV-kit and firmware library for USB application development. ICE and EV-kit are external hardware device and IDE is a friendly user interface for firmware development and emulation. These development tools' version is as following.

- ICE: SN8ICE2K-USB-V1.0
- EV-kit: SN8P2200 EV-kit Rev. A.
- IDE: SONIX IDE M2IDE 1.08 This is brief version.
- Firmware Library: USB library ver093. Detail information refer to "SN8 MCU USB library.doc" document.

12.1 ICE (In Circuit Emulation)

The ICE called "SN8ICE2K-USB" is base on SN8ICE2K and modified some parts for EV-kit control. Remove P4.0~P4.3 functions of SN82KICE, so SN8ICE2K-USB doesn't support some productions with P4.0~P4.3. Combine ICE and EV-kit to fully emulate SN8P2200 functions.


- Support SN8P2200 serial microcontroller full function emulation.
- Support Sonix 2-serial 8-bit microcontroller without P4.0~P4.3 pins full function emulation.
- Not support EZ-Writer operation.





The modification from SN8ICE2K to SN8ICE2K-USB includes three parts.

- Remove U20 and R15 devices.
- Modify U20 circuit. Link "pin2, pin13 ", "pin3, pin5", "pin6, pin9" and pin10, pin12" four lines. Modify Y2 crystal from 4MHz to 6MHz.






12.2 SN8P2200 EV-kit

SN8P2200 EV-kit includes ICE interface, USB interface, 2 PS/2 interface (PS2_1 and PS2_2), GPIO interface and 3.3V power supply.

- ICE interface: Level shift peripheral circuit.
- USB Interface: USB PHY IC, USB B-type connector and peripheral circuit.
- PS2_1: PS/2 interface from SCLK and SDATA.
- PS2_2: PS/2 interface from P1.0 and P1.1.
- 3.3V power supply: Use LM3940 3.3V regulator to supply 3.3V power for PHY IC.


The outline of SN8P2200 EV-kit is as following.






- CON1, CON2: ICE interface connected to SN8ICE2K-USB.
- U1, U2: Level shift device between SN8ICE2K-USB and SN8P2200 EV-kit.
- U3: LM3940 3.3V regulator.
- U4, U5: USB PHY IC. There are two PHY IC selections and only one PHY IC in SN8P2200 EV-kit.
- JP3: USB B-type connector.
- U6: USB and PS/2 pull-up resistors control device.
- JP4: PS2_1 connector.
- JP10: PS2_2 connector.
- JP11: GPIO connector.
- U7~U10: SN8P2204, SN8P2203, SN8P2202, SN8P2201 DIP form connector for connecting to user's target board.
- S1: PS2_2 (from P1.0, P1.1) pull-up resistor.





The SN8P2204 EV-kit USB PHY can be U4 "TRXU11" or U5 "SN8P2201S". The PHY IC is offered by Sonix. Using TRXU11, U2 pin17, 20, 21 must be cut off, or the USB emulation can't be successful. Using SN8P2201S PHY, the EV-kit needn't modify any parts.


SN8P2200 EV-kit with TRXU11 modification is as following.





12.3 ICE and EV-KIT APPLICATION NOTIC

SN8ICE2K-USB and SN8P2204 EV-kit combination is as following.





- The ICE power is from 7.5V transformer.
- Y2 crystal must be 6MHz.
- The VDD must be 5V from ICE "INTERNAL 5V". The "INTERNAL 5V" pin must be connected to switch VDD from ICE internal 5V power.
- JP1, JP2, JP5, JP6 must be connected.
- PS2_2 is from P1.0 and P1.1 in open-drain mode. The pull-up resistor is external set. SN8P2200 EV-kit builds PS2_2 pull-up resistor on board and controlled by S1 switch. S1=ON, PS2_2 pull-up resistor enable. S1=OFF, PS2_2 pull-up resistor disable. If P1.0 and P1.1 are GPIO application, S1 must be OFF. The target board must be put on pull-up resistor for PS2_2 application.
- Using ICE and EV-kit to emulate SN8P2200 operation, **the "ICE_MODE"** should be declared in head of program to make sure ICE+EV-kit operating correctly.


ICE MODE equ 0; Compile for real chip.

ICE_MODE equ 1; ICE+EV-kit emulation.



12.4 IDE (Integrated Development Environment)

The IDE for SN8P2200 development and emulation is base on Sonix M2IDE to add USB FiFo window. The user interface and operation method is equal to M2IDE. Please refer to M2IDE document about basic operation.



USB FiFo Display Windows



13 ELECTRICAL CHARACTERISTIC

13.1 ABSOLUTE MAXIMUM RATING

Supply voltage (Vdd)	0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
SN8P2201J, SN8P2204/03K, SN8P2202/01P, SN8P2204/03/02/01S, SN8P2204/03/02/01X	0°C ~ + 70°C
Storage ambient temperature (Tstor)	-40°C ~ + 125°C

13.2 ELECTRICAL CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, fosc = 6MHz, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.		CRIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd1	Normal mode except L specifications, Vpp = V		3.0	5	5.5	V
	Vdd2	USB mode		3.3	5	5.25	V
RAM Data Retention voltage	Vdr					-	V
Vdd rise rate	Vpor	Vdd rise rate to ensure	0.05 Vss	-	-	V/ms	
Input Low Voltage	ViL1	All input ports				0.3Vdd	V
	ViL2	Reset pin	Reset pin			0.2Vdd	V
	ViH1	All input ports		0.7Vdd	-	Vdd	V
Input High Voltage	ViH2	Reset pin		0.9Vdd	-	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		-	-	2	uA
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V		100	200	300	ΚΩ
I/O port pull-up resistor	ιταρ	Vin = Vss , Vdd = 5V		50	100	150	1/22
PS/2 pull-up resistor	Pup	Vin = Vss , Vdd = 3.3V	•	2.5	5	8	ΚΩ
I/O port input leakage current	llekg	Pull-up resistor disable	e, Vin = Vdd	-	-	2	uA
I/O output source current	loH	Vop = Vdd - 0.5V		8	12*	-	mA
I/O output sink current	loL	Vop = Vss + 0.5V		8	15*	-	ША
INTn trigger pulse width	Tint0	INT0 interrupt request	2/fcpu	-	-	cycle	
Regulator output voltage	Vreg	Regulator output voltage	3.1		3.5	V	
Regulator GND current	IvreGn1	No loading. Vreg pin o enable)	utput 3.3V ((Regulator		120u	240u	Α
Internal 6MHz RC oscillator Frequency	Ficlk	Internal high clock freq	uency	5.91	6	6.09	MHz
		normal Mode	Vdd= 5V, 4Mhz	-	2.5	5	mA
	ldd1	(No loading, Fcpu = Fosc/4)	Vdd= 3V, 4Mhz	-	1	2	mA
	ldd2	Slow Mode	Vdd= 5V, 32Khz	-	20	40	uA
Supply Current except USB	luuz	(Internal low RC)	Vdd= 3V, 16Khz	-	5	10	uA
transmitter specifications	Idd3	Sleep Mode	Vdd= 5V	-	0.8	1.6	uA
	luus	Sieep wode	Vdd= 3V	-	0.7	1.4	uA
			Vdd= 5V, 4Mhz	-	0.6	1.2	mA
	ldd4	Green Mode (No loading, Fcpu = Fosc/4	Vdd= 3V, 4Mhz	-	0.25	0.5	mA
		Watchdog Disable)	Vdd=5V, ILRC 32Khz	-	15	30	uA
		,	Vdd=3V, ILRC 16Khz	-	3	6	uA
LVD Voltage	Vdet0	Low voltage reset leve	l	2.0	2.4	2.9	V

^{*} These parameters are for design reference, not tested.



14 OTP PROGRAMMING PIN

14.1 THE PIN ASSIGNMENT OF EASY WRITER TRANSITION BOARD SOCKET

Easy Writer JP1/JP2

VSS CE OE/ShiftDat D0 D2 D4 D6 VPP	4 6 8 10 12 14 16	3 5 7 9 11 13 15	VDD CLK/PGCLK PGM/OTPCLK D1 D3 D5 D7 VDD				
RST			HLS				
ALSB/PDB	20	19	-				
JP1 for MP transition board							

Easy Writer JP3 (Mapping to 48-pin text tool)

DIP1	1	48	DIP48
DIP2	2	47	DIP47
DIP3	3	46	DIP46
DIP4	4	45	DIP45
DIP5	5	44	DIP44
DIP6	6	43	DIP43
DIP7	7	42	DIP42
DIP8	8	41	DIP41
DIP9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP38
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25

JP3 for MP transition board



14.2 PROGRAMMING PIN MAPPING


	Programming Information of SN8P2200 Series										
Chi	p Name	SN8P2204	K/S/X	SN8P2203	3K/S/X	SN8P220	2P/S	SN8P220)2X		
	r / MP Writer nnector		OTP IC / JP3 Pin Assigment								
Number	Name	Number	Pin	Number	Pin	Number	Pin	Number	Pin		
1	VDD	16	VDD	14	VDD	11	VDD	12	VDD		
2	GND	11	VSS	9	VSS	6	VSS	7	VSS		
3	CLK	24	P5.0	20	P5.0	14	P5.0	15	P5.0		
4	CE	-	-	_	-	ı	-	-	-		
5	PGM	1	P1.0	1	P1.0	1	P1.0	2	P1.0		
6	OE	25	P5.1	21	P5.1	15	P5.1	16	P5.1		
7	D1	-	-	_	-	ı	1	-	-		
8	D0	-	-	_	-	ı	-	-	-		
9	D3	-	-	-	-	ı	-	-	-		
10	D2	-	-	_	-	ı	-	-	-		
11	D5	-	-	-	-	-	-	-	-		
12	D4	-	-	-	-	-	-	-	-		
13	D7	-	-	-	-	-	-	-	-		
14	D6	-	-	-	-	-	-	-	-		
15	VDD	-	-	_	-	ı	1	-	-		
16	VPP	12	RST	10	RST	7	RST	8	RST		
17	HLS	-	-	_	-	ı	1	-	-		
18	RST	-	-	-	-	-	-	-	-		
19	-	-	-	-	-	-	-	-	-		
20	ALSB/PDB	2	P1.1	2	P1.1	2	P1.1	3	P1.1		

		Prograr	nming l	nformation	of SN8P	2200 Series					
Chi	p Name	SN8P220	21S	SN8P220)1P/S	SN8P22	01X	SN8P220)1J		
	EZ Writer / MP Writer Connector		OTP IC / JP3 Pin Assigment								
Number	Name	Number	Pin	Number	Pin	Number	Pin	Number	Pin		
1	VDD	12	VDD	9	VDD	10	VDD	10	VDD		
2	GND	7	VSS	4	VSS	5	VSS	5	VSS		
3	CLK	15	P5.0	12	P5.0	13	P5.0	13	P5.0		
4	CE	-	-	-	-	-	-		-		
5	PGM	20	P1.0	1	P1.0	2	P1.0	1	P1.0		
6	OE	16	P5.1	13	P5.1	14	P5.1	14	P5.1		
7	D1	-	-	-	-	_	-		-		
8	D0	-	-	-	-	ı	-		-		
9	D3	1	ı	-	-	ı	-		-		
10	D2	1	-	-	-	ı	-		-		
11	D5	1	-	-	-	ı	-		-		
12	D4	1	-	-	-	ı	-		-		
13	D7	1	-	-	-	ı	-		-		
14	D6	1	-	-	-	ı	-		-		
15	VDD	-	-	-	-	_	-		-		
16	VPP	8	RST	5	RST	6	RST	6	RST		
17	HLS	1	-	-	-	1	-		-		
18	RST	1	-	-	-	1	-		-		
19	-	-	-	-	-	1	-		-		
20	ALSB/PDB	1	P1.1	2	P1.1	3	P1.1	2	P1.1		



15 PACKAGE INFORMATION


15.1 SK-DIP 28 PIN




SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIDULS		(inch)			(mm)		
Α	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.114	0.130	0.135	2.896	3.302	3.429	
D	1.390	1.390	1.400	35.306	35.306	35.560	
E		0.310		7.874			
E1	0.283	0.288	0.293	7.188	7.315	7.442	
L	0.115	0.130	0.150	2.921	3.302	3.810	
e B	0.330	0.350	0.370	8.382	8.890	9.398	
θ°	0 °	7°	15°	0 °	7°	15°	



15.2 SK-DIP 24 PIN








SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIDULS		(inch)		(mm)			
Α	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.125	0.130	0.135	3.175	3.302	3.429	
D	1.230	1.250	1.280	31.242	31.75	32.51	
E		0.300 BSC		7.62 BSC			
E1	0.252	0.258	0.263	6.4	6.553	5.994	
L	0.115	0.130	0.150	2.921	3.302	3.810	
e B	0.335	0.355	0.375	8.509	9.017	9,525	
θ°	0 °	7°	15°	0 °	7°	15°	



15.3 P-DIP 18 PIN








SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
		(inch)			(mm)		
Α	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.125	0.130	0.135	3.175	3.302	3.429	
D	0.880	0.900	0.920	22.352	22.860	23.368	
E		0.300		7.620			
E1	0.245	0.250	0.255	6.223	6.350	6.477	
L	0.115	0.130	0.150	2.921	3.302	3.810	
e B	0.335	0.355	0.375	8.509	9.017	9.525	
θ°	0 °	7°	15°	0 °	7°	15°	




15.4 P-DIP 14 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIBULS		(inch)			(mm)		
Α	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.125	0.130	0.135	3.175	3.302	3.429	
D	0.735	0.075	0.775	18.669	1.905	19.685	
Ε		0.300		7.62			
E1	0.245	0.250	0.255	6.223	6.35	6.477	
L	0.115	0.130	0.150	2.921	3.302	3.810	
e B	0.335	0.355	0.375	8.509	9.017	9.525	
θ°	0 °	7°	15°	0 °	7°	15°	




15.5 SOP 28 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STINIBULS		(inch)			(mm)	
Α	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.697	0.705	0.713	17.704	17.907	18.110
E	0.291	0.295	0.299	7.391	7.493	7.595
Н	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	0 °	4 °	8°	0 °	4 °	8°




15.6 SOP 24 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX		
STIVIBULS		(inch)			(mm)			
Α	-	-	0.104	-	-	2.642		
A1	0.004	-	-	0.102	-	-		
D	0.599	0.600	0.624	15.214	15.24	15.84		
E	0.291	0.295	0.299	7.391	7.493	7.595		
Н	0.394	0.407	0.419	10.008	10.337	10.643		
L	0.016	0.035	0.050	0.406	0.889	1.270		
θ°	0 °	4 °	8°	0 °	4 °	8°		




15.7 SOP 20 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIBULS		(inch)		(mm)			
Α	0.093	0.099	0.104	2.362	2.502	2.642	
A1	0.004	0.008	0.012	0.102	0.203	0.305	
D	0.496	0.502	0.508	12.598	12.751	12.903	
E	0.291	0.295	0.299	7.391	7.493	7.595	
Н	0.394	0.407	0.419	10.008	10.325	10.643	
L	0.016	0.033	0.050	0.406	0.838	1.270	
θ°	0 °	4 °	8°	0 °	4 °	8°	




15.8 SOP 18 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWBULS		(inch)		(mm)			
Α	0.093	0.099	0.104	2.362	2.502	2.642	
A1	0.004	0.008	0.012	0.102	0.203	0.305	
D	0.447	0.455	0.463	11.354	11.557	11.760	
Ε	0.291	0.295	0.299	7.391	7.493	7.595	
Н	0.394	0.407	0.419	10.008	10.325	10.643	
L	0.016	0.033	0.050	0.406	0.838	1.270	
θ°	0 °	4 °	8°	0 °	4 °	8°	




15.9 SOP 14 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX		
STWIBULS	(inch)				(mm)			
Α	0.058	0.064	0.068	1.4732	1.6256	1.7272		
A1	0.004	-	0.010	0.1016	-	0.254		
В	0.013	0.016	0.020	0.3302	0.4064	0.508		
С	0.0075	0.008	0.0098	0.1905	0.2032	0.2490		
D	0.336	0.341	0.344	8.5344	8.6614	8.7376		
E	0.150	0.154	0.157	3.81	3.9116	3.9878		
е	-	0.050	-	-	1.27	-		
Н	0.228	0.236	0.244	5.7912	5.9944	6.1976		
L	0.015	0.025	0.050	0.381	0.635	1.27		
θ°	0 °	-	8°	0 °	-	8°		



15.10 SSOP 28 PIN




DETAIL : A

SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STWIBULS		(inch)			(mm)	
Α	-	-	0.08	-	-	2.13
A1	0.00	-	0.01	0.05	-	0.25
A2	0.06	0.07	0.07	1.63	1.75	1.88
b	0.01	-	0.01	0.22	-	0.38
С	0.00	-	0.01	0.09	-	0.20
D	0.39	0.40	0.41	9.90	10.20	10.50
Ε	0.29	0.31	0.32	7.40	7.80	8.20
E1	0.20	0.21	0.22	5.00	5.30	5.60
[e]		0.0259BSC		0.65BSC		
L	0.02	0.04	0.04	0.63	0.90	1.03
R	0.00	-	-	0.09	-	-
θ°	0 °	4 °	8°	0 °	4 °	8°




15.11 SSOP 24 PIN




			4444			
SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
OTMBOLO		(inch)			(mm)	
Α	0.053	0.064	0.069	1.346	1.625	1.752
A1	0.004	0.006	0.010	0.101	0.152	0.254
A2	1	-	0.059	-	-	1.499
D	0.337	0.341	0.344	8.559	8.661	8.737
E	0.228	0.236	0.244	5.791	5.994	6.197
E1	0.150	0.154	0.157	3.81	3.911	3.987
b	0.008	-	0.012	0.203	-	0.304
С	0.007	-	0.010	0.177	-	0.254
[e]		0.025 BASIC		0.635 BASIC		
L	0.016	0.025	0.050	0.406	0.635	1.27
L1	0.041 BASIC			1.041 BASIC		
θ°	0 °	-	8°	0 °	-	8°



15.12 SSOP 20 PIN






SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STIVIBULS		(inch)			(mm)		
Α	0.053	0.063	0.069	1.350	1.600	1.750	
A1	0.004	0.006	0.010	0.100	0.150	0.250	
A2	-	-	0.059	-	-	1.500	
b	0.008	0.010	0.012	0.200	0.254	0.300	
С	0.007	0.008	0.010	0.180	0.203	0.250	
D	0.337	0.341	0.344	8.560	8.660	8.740	
E	0.228	0.236	0.244	5.800	6.000	6.200	
E1	0.150	0.154	0.157	3.800	3.900	4.000	
[e]		0.025		0.635			
h	0.010	0.017	0.020	0.250	0.420	0.500	
L	0.016	0.025	0.050	0.400	0.635	1.270	
L1	0.039	0.041	0.043	1.000	1.050	1.100	
ZD	0.059		1.500				
Υ	-	-	0.004	-	-	0.100	
θ°	0 °	-	8°	0 °	-	8°	




15.13 SSOP 16 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STIVIBULS		(inch)			(mm)	
Α	0.053	-	0.069	1.3462	-	1.7526
A1	0.004	-	0.010	0.1016	-	0.254
A2	-	-	0.059	-	-	1.4986
b	0.008	-	0.012	0.2032	-	0.3048
b1	0.008	-	0.011	0.2032	-	0.2794
С	0.007	-	0.010	0.1778	-	0.254
c1	0.007	-	0.009	0.1778	-	0.2286
D	0.189	-	0.197	4.8006	-	5.0038
E1	0.150	-	0.157	3.81	-	3.9878
E	0.228	-	0.244	5.7912	-	6.1976
L	0.016	-	0.050	0.4064	-	1.27
е	0.025 BASIC			0.635 BASIC		
θ°	0 °	-	8°	0 °	-	8°



15.14 QFN 16 PIN



\$	COMMON							
¢≱-≅⊞□L	DIMENS	CONS MILL	IMETER	ומ	MENSIONS	INCH		
Ľ	MIN.	NDM.	NAX.	MIN.	N□M.	MAX.		
A	0.70	0.75	08.0	0.027	0.029	D.031		
АЗ		0.203	BZC		0.008	BZC		
b	0.20	0.25	0.30	0.0DB	0.01D	D.012		
ם	3.90	4.DD	4.10	0.154	.0.158	0.162		
D5	2.65	2.7D	275	0.104	0.106	0.108		
Ε	3.90	4.DD	4.10	0.154	0.159	0.162		
E2	265	270	2.75	0.104	0.106	0.108		
5.	0.500 BSC			D.020 BSC				
L	0.30	0.35	0.40	DØ12	DØ14	0.016		




16 Marking Definition

16.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

16.2 MARKING INDETIFICATION SYSTEM






16.3 MARKING EXAMPLE

Name	ROM Type	Device	Package	Temperature	Material
SN8P2204KB	OTP	2204	SK-DIP	0℃~70℃	PB-Free Package
SN8P2204SB	OTP	2204	SOP	0℃~70℃	PB-Free Package
SN8P2204XB	OTP	2204	SSOP	0℃~70℃	PB-Free Package
SN8P2204PG	OTP	2204	P-DIP	0℃~70℃	Green Package
SN8P2204SG	OTP	2204	SOP	0℃~70℃	Green Package
SN8P2204XG	OTP	2204	SSOP	0℃~70℃	Green Package
SN8P2204W	OTP	2204	Wafer	0℃~70℃	-
SN8P2204H	OTP	2204	Dice	0℃~70℃	-

16.4 DATECODE SYSTEM





SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

Main Office:
Address: 10F-1, NO. 36, Taiyuan Stree., Chupei City, Hsinchu, Taiwan R.O.C. Tel: 886-3-5600 888

Fax: 886-3-5600 889 Taipei Office:

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980 Fax: 886-2-2759 8180

Hong Kong Office:

Unit No.705, Level 7 Tower 1, Grand Central Plaza 138 Shatin Rural Committee Road, Shatin, New Territories, Hong Kong.

Tel: 852-2723-8086 Fax: 852-2723-9179

Technical Support by Email:

Sn8fae@sonix.com.tw