

## **SN8P2711A**

**USER'S MANUAL** 

Version 1.6

SN8P2711A

## **SONIX 8-Bit Micro-Controller**

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



## AMENDENT HISTORY

Version	Date	Description
VER 0.1	Jun. 2007	First issue.
VER 1.0	Dec. 2010	Add ADC internal reference voltage range.
VER 1.1	Aug. 2011	Modify "Chapter1.4 PIN DESCRIPTIONS" description: P0.1/INT1 is Schmitt trigger
		structure as input mode.
VER 1.2	Dec. 2011	Modify "ELECTRICAL CHARACTERICS" chapter operating temperature from 0~70℃ to
		-20~70℃.
VER 1.3	Dec. 2011	Modify "ELECTRICAL CHARACTERICS" Chapter: IHRC frequency range and graphs.
VER 1.4	Apr. 2012	Modify oscillator warm-up time of power down mode wake-up and others.
VER 1.5	Sep. 2012	Modify "ELECTRICAL CHARACTERICS" chapter operating temperature from -10~70℃
		to -20~85℃ and others.
VER 1.6	Feb. 2013	Add Package Type: SN8P27113AA (MSOP10)



## **Table of Content**

	AMENDENT HISTORY	2
1	PRODUCT OVERVIEW	6
	.1 FEATURES	6
	.2 SYSTEM BLOCK DIAGRAM	7
	.3 PIN ASSIGNMENT	8
	.4 PIN DESCRIPTIONS	
	.5 PIN CIRCUIT DIAGRAMS	
2	CENTRAL PROCESSOR UNIT (CPU)	
	2.1 PROGRAM MEMORY (ROM)	
	2.1.1 RESET VECTOR (0000H)	
	2.1.2 INTERRUPT VECTOR (0008H)	
	2.1.3 LOOK-UP TABLE DESCRIPTION	
	2.1.4 JUMP TABLE DESCRIPTION	
	2.1.5 CHECKSUM CALCULATION	
	2.1.5 CHECKSOM CALCULATION	
	2.2.1 SYSTEM REGISTER	
	2.2.1.1 SYSTEM REGISTER TABLE	
	2.2.1.3 BIT DEFINITION of SYSTEM REGISTER	
	2.2.2 ACCUMULATOR	
	2.2.3 PROGRAM FLAG	
	2.2.4 PROGRAM COUNTER	
	2.2.5 Y, Z REGISTERS	
	2.2.6 R REGISTER	
	2.3 ADDRESSING MODE	
	2.3.1 IMMEDIATE ADDRESSING MODE	
	2.3.2 DIRECTLY ADDRESSING MODE	
	2.3.3 INDIRECTLY ADDRESSING MODE	
	2.4 STACK OPERATION	
	2.4.1 OVERVIEW	
	2.4.2 STACK REGISTERS	
	2.4.3 STACK OPERATION EXAMPLE	
	2.5 CODE OPTION TABLE	
	2.5.1 Fcpu code option	
	2.5.2 Reset_Pin code option	
	2.5.3 Security code option	
	2.5.4 Noise Filter code option	30
3	RESET	31
	3.1 OVERVIEW	
	3.2 POWER ON RESET	32
	3.3 WATCHDOG RESET	32
	3.4 BROWN OUT RESET	
	3.5 THE SYSTEM OPERATING VOLTAGE	33
	3.6 LOW VOLTAGE DETECTOR (LVD)	
	3.7 BROWN OUT RESET IMPROVEMENT	35
	3.8 EXTERNAL RESET	36
	3.9 EXTERNAL RESET CIRCUIT	36
	3.9.1 Simply RC Reset Circuit	
	* *	



	3.9.2	Diode & RC Reset Circuit	
	3.9.3	Zener Diode Reset Circuit	37
	3.9.4	Voltage Bias Reset Circuit	
	3.9.5	External Reset IC	
4		CM CLOCK	
		VERVIEW	
		PU (INSTRUCTION CYCLE)	
		OISE FILTER	
		STEM HIGH-SPEED CLOCK	
	4.4.1	HIGH_CLK CODE OPTION	
	4.4.2	INTERNAL HIGH-SPEED OSCILLATOR RC TYPE (IHRC)	
	4.4.3	EXTERNAL HIGH-SPEED OSCILLATOR	
	4.4.4	EXTERNAL OSCILLATOR APPLICATION CIRCUIT	
		STEM LOW-SPEED CLOCK	
		SCM REGISTER	
		STEM CLOCK MEASUREMENT	
<b>=</b>		YSTEM CLOCK TIMING ZM OPERATION MODE	
Ð		VERVIEW	
		ORMAL MODE	
		OW MODE	
		OWER DOWN MODE	
		REEN MODE	
		PERATING MODE CONTROL MACRO	
		AKEUP	
	5.7.1	OVERVIEW	
	5.7.2	WAKEUP TIME	
6	INTER	RRUPT	
		VERVIEW	
	6.2 IN	TEN INTERRUPT ENABLE REGISTER	52
	6.3 IN	TRQ INTERRUPT REQUEST REGISTER	53
	6.4 GI	E GLOBAL INTERRUPT OPERATION	54
		JSH, POP ROUTINE	
		KTERNAL INTERRUPT OPERATION (INT0)	
		T1 (P0.1) INTERRUPT OPERATION	
		CO INTERRUPT OPERATION	
		C1 INTERRUPT OPERATION	
		OC INTERRUPT OPERATION	
_		ULTI-INTERRUPT OPERATION	
7/	_,	RT	
		VERVIEW	
		O PORT MODE	
		PULL UP REGISTER	
		O PORT DATA REGISTER	
ø		ORT 0/4 ADC SHARE PIN	
Ø		ATCHDOC TIMED	
		ATCHDOG TIMER	
		MER/COUNTER 0 (TC0)	
	8.2.1	OVERVIEWTC0 TIMER OPERATION	
	8.2.2 8.2.3	TC0 TIMER OPERATIONTC0M MODE REGISTER	
	8.2.3 8.2.4	TC0X8, TC0GN FLAGS	
	0.4.4	ICUAO, ICUUN ILAUS	



8.2		
8.2		
8.2		
8.2		
8.2		
8.2	2.10 TC0 TIMER OPERATION EXPLAME	79
8.3	TIMER/COUNTER 1 (TC1)	81
8.3		
8.3	3.2 TC1 TIMER OPERATION	82
8.3	3.3 TC1M MODE REGISTER	83
8.3	3.4 TC1X8 FLAG	84
8.3	3.5 TC1C COUNTING REGISTER	84
8.3		
8.3	3.7 TC1 EVENT COUNTER FUNCTION	86
8.3	3.8 TC1 CLOCK FREQUENCY OUTPUT (BUZZER)	86
8.3		
8.3	3.10 TC1 TIMER OPERATION EXPLAME	
9 5+	1 CHANNEL ANALOG TO DIGITAL CONVERTER	91
9.1	OVERVIEW	
9.2	ADC MODE REGISTER	
9.3	ADC DATA BUFFER REGISTERS	
9.4	ADC REFERENCE VOLTAGE REGISTER	
9.5	ADC OPERATION DESCRIPTION AND NOTIC	
9.5		
9.5		
9.5		
9.6	ADC OPERATION EXAMLPE	
9.7	ADC APPLICATION CIRCUIT	
	INSTRUCTION TABLE	
	ELECTRICAL CHARACTERISTIC	
11.1		
11.1	ELECTRICAL CHARACTERISTIC	
	CHARACTERISTIC GRAPHS	
	DEVELOPMENT TOOL	
12.1		
	ICE AND EV-KIT APPLICATION NOTIC	
	OTP PROGRAMMING PIN	
13.1	WRITER TRANSITION BOARD SOCKET PIN ASSIGNMENT	
	PROGRAMMING PIN MAPPING:	
	MARKING DEFINITION	
14.1	INTRODUCTION	
	MARKING INDETIFICATION SYSTEM	
14.2		
14.3	MARKING EXAMPLE	
14.4	DATECODE SYSTEM	
	PACKAGE INFORMATION	
15.1	P-DIP 14 PIN	
15.2	SOP 14 PIN	
15.3	SSOP 16 PIN	
15.4	MSOP 10 PIN	115



# 1 PRODUCT OVERVIEW

## 1.1 FEATURES

♦ Memory configuration

ROM size: 1K \* 16 bits. RAM size: 64 \* 8 bits.

♦ 4 levels stack buffer.

♦ 5 interrupt sources

3 internal interrupts: TC0, TC1, ADC 2 external interrupt: INT0, INT1

♦ I/O pin configuration

Bi-directional: P0, P4, P5.

Input only: P0.4.

Pull-up resisters: P0, P4, P5. Wakeup: P0 level change. ADC input pin: P4.0~P4.4. External Interrupt trigger edge:

P0.0 controlled by PEDGE register. P0.1 is falling edge trigger only.

3-Level LVD

Reset system and power monitor.

♦ Powerful instructions

Instruction's length is one word.

Most of instructions are one cycle only.

All ROM area JMP/CALL instruction.

All ROM area lookup table function (MOVC).

♦ Fcpu (Instruction cycle)

Fcpu = Fosc/1, Fosc/2, Fosc/4, Fosc/8, Fosc/16,

Two 8-bit Timer/Counter

One 8-bit timer with external event counter, Buzzer0 and PWM0. (TC0). One 8-bit timer with external event counter, Buzzer1 and PWM1. (TC1).

◆ 5+1 channel 12-bit SAR ADC.

Five external ADC input
One internal battery measurement
Internal AD reference voltage (VDD, 4V, 3V, 2V).

 On chip watchdog timer and clock source is Internal low clock RC type (16KHz(3V), 32KHz(5V))

♦ 4 system clocks

External high clock: RC type up to 10 MHz External high clock: Crystal type up to 16 MHz

Internal high clock: 16MHz RC type

Internal low clock: RC type 16KHz(3V), 32KHz(5V)

♦ 4 operating modes

Normal mode: Both high and low clock active

Slow mode: Low clock only.

Sleep mode: Both high and low clock stop Green mode: Periodical wakeup by TC0 timer

♦ Package (Chip form support)


DIP 14 pin SOP 14 pin SSOP 16 pin

#### Features Selection Table

CHIP	ROM	RAM	Stack	Tin TC0	ner TC1	I/O	ADC	ADC Int. Ref.	Green Mode	PWM Buzzer	Wake-up Pin No.	Package
SN8P2711A	1K	64	4	100	\ \/	12	F.1	\/	Wiode	Duzzei	F III NO.	DIP14/SOP14/
SNOPZITIA	IN	04	4	V	V	12	5+1	V	V		Э	SSOP16



## 1.2 SYSTEM BLOCK DIAGRAM





## 1.3 PIN ASSIGNMENT

SN8P2711AP (P-DIP 14 pins) SN8P2711AS (SOP 14 pins)

VDD	1	U	14	vss
P0.3/XIN	2		13	P4.4/AIN4
P0.2/XOUT	3		12	P4.3/AIN3
P0.4/RST/VPP	4		11	P4.2/AIN2
P5.3/BZ1/PWM1	5		10	P4.1/AIN1
P5.4/BZ0/PWM0	6		9	P4.0/AIN0/VREFH
P0.1/INT1	7		8	P0.0/INT0

SN8P2711AP SN8P2711AS

## SN8P2711AX (SSOP 16 pins)

VDD	1	U	16	vss			
P0.3/XIN	2		15	P4.4/AIN4			
P0.2/XOUT	3		14	P4.3/AIN3			
P0.4/RST/VPP	4		13	P4.2/AIN2			
P5.3/BZ1/PWM1	5		12	P4.1/AIN1			
P5.4/BZ0/PWM0	6		11	P4.0/AIN0/VREFH			
P0.1/INT1	7		10	P0.0/INT0			
NC 8 9 NC							
SN8P2711AX							

## **SN8P27113AA (MSOP 10 pins)**

<del>-</del>	SN8	3P2711	3AA	_
P5.4/BZ0/PWM0	5		6	P4.0/AIN0/VREFH
P5.3/BZ1/PWM1	4			P4.1/AIN1
P0.4/RST/VPP	3		8	P4.2/AIN2
P0.2/XOUT	2		9	P4.4/AIN4
VDD	1	U	10	VSS




## 1.4 PIN DESCRIPTIONS


PIN NAME	TYPE	DESCRIPTION			
VDD, VSS	Р	Power supply input pins for digital and analog circuit.			
		RST: System external reset input pin. Schmitt trigger structure, active "low", normal stay			
		to "high".			
P0.4/RST/VPP	I, P	VPP: OTP 12.3V power input pin in programming mode.			
		P0.4: Input only pin with Schmitt trigger structure and no pull-up resistor. Level change			
		wake-up.			
		XIN: Oscillator input pin while external oscillator enable (crystal and RC).			
P0.3/XIN	I/O	P0.3: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.			
		Level change wake-up.			
		XOUT: Oscillator output pin while external crystal enable.			
P0.2/XOUT	I/O	P0.2: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.			
		Level change wake-up.			
	I/O	P0.0: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.			
P0.0/INT0		Level change wake-up.			
		INT0: External interrupt 0 input pin.			
		P0.1: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.			
P0.1/INT1	I/O	Level change wake-up.			
		INT1: External interrupt 1 input pin.			
		P4.0: Bi-direction pin. No Schmitt trigger structure. Built-in pull-up resisters.			
P4.0/AIN0/AVREFH	I/O	AIN0: ADC analog input pin.			
		AVREFH: ADC reference high voltage input pin.			
P4.[4:1]/AIN[4:1]	I/O	P4.[4:1]: Bi-direction pin. No Schmitt trigger structure. Built-in pull-up resisters.			
1 4.[4.1]/////[4.1]	1/ 0	AIN[4:1]: ADC analog input pin.			
		P5.3: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.			
P5.3/PWM1/BZ1	I/O	PWM1: PWM output pin.			
		BZ1: Buzzer TC1/2 output pin.			
		P5.4: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.			
P5.4/PWM0/BZ0	I/O	PWM0: PWM output pin.			
		BZ0: Buzzer TC0/2 output pin.			

## 1.5 PIN CIRCUIT DIAGRAMS

## • Reset shared pin structure:




## Oscillator shared pin structure:







#### GPIO structure:



## • ADC shared pin with reference high voltage structure:



#### ADC shared pin structure:





# 2

# **CENTRAL PROCESSOR UNIT (CPU)**

## 2.1 PROGRAM MEMORY (ROM)

#### **☞** 1K words ROM

	ROM	_
0000H	Reset vector	User reset vector Jump to user start address
0001H		
	General purpose area	
0007H		
H8000	Interrupt vector	User interrupt vector
0009H : : 000FH 0010H 0011H : :	General purpose area	User program
03FCH		End of user program
03FDH 03FEH 03FFH	Reserved	

The ROM includes Reset vector, Interrupt vector, General purpose area and Reserved area. The Reset vector is program beginning address. The Interrupt vector is the head of interrupt service routine when any interrupt occurring. The General purpose area is main program area including main loop, sub-routines and data table.



START:

## 2.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

; End of program

#### Example: Defining Reset Vector

**ENDP** 

ORG JMP	0 START	; 0000H ; Jump to user program address.
ORG	10H	; 0010H, The head of user program. ; User program



## 2.1.2 INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

> Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

• • •

ORG 8 ; Interrupt vector.

PUSH ; Save ACC and PFLAG register to buffers.

• •

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine

. . .

START: ; The head of user program.

.. ; User program

JMP START ; End of user program

• • •

ENDP ; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

ORG 8 ; Interrupt vector.

JMP MY\_IRQ ; 0008H, Jump to interrupt service routine address.

ORG 10H

START: ; 0010H, The head of user program.

; User program.

•••

JMP START ; End of user program.

MY\_IRQ: ;The head of interrupt service routine.

PUSH ; Save ACC and PFLAG register to buffers.

• • •

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine.

...

ENDP ; End of program.

- \* Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
  - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
  - 2. The address 0008H is interrupt vector.
  - 3. User's program is a loop routine for main purpose application.



#### 2.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

> Example: To look up the ROM data located "TABLE1".

 $\begin{array}{lll} B0MOV & Y, \#TABLE1\$M & ; To set lookup table1's middle address \\ B0MOV & Z, \#TABLE1\$L & ; To set lookup table1's low address. \\ MOVC & ; To lookup data, R = 00H, ACC = 35H \end{array}$ 

; Increment the index address for next address.

INCMS Z ; Z+1 JMP @F ; Z is not overflow. INCMS Y ; Z overflow (FFH  $\rightarrow$  00),  $\rightarrow$  Y=Y+1 NOP :

@@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H

DW 2012H

Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must be take care such situation to avoid look-up table errors. If Z register is overflow, Y register must be added one. The following INC\_YZ macro shows a simple method to process Y and Z registers automatically.

> Example: INC\_YZ macro.

INC\_YZ MACRO
INCMS Z : Z+1

JMP @F ; Not overflow

INCMS Y ; Y+1

NOP ; Not overflow

@ @:

ENDM



#### Example: Modify above example by "INC\_YZ" macro.

BOMOV Y, #TABLE1\$M ; To set lookup table1's middle address BOMOV Z, #TABLE1\$L ; To set lookup table1's low address. MOVC ; To lookup data, R = 00H, ACC = 35H

INC\_YZ ; Increment the index address for next address.

@@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...

The other example of look-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

#### Example: Increase Y and Z register by B0ADD/ADD instruction.

B0MOV Y, #TABLE1\$M ; To set lookup table's middle address. B0MOV Z, #TABLE1\$L ; To set lookup table's low address.

B0MOV A, BUF ; Z = Z + BUF. B0ADD Z, A

B0BTS1 FC ; Check the carry flag.

JMP GETDATA ; FC = 0 INCMS Y ; FC = 1. Y+1.

NOP

MOVC ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012

---

**GETDATA:** 

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...



## 2.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

- Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.
- Example: Jump table.

```
ORG
            0X0100
                            ; The jump table is from the head of the ROM boundary
BOADD
            PCL, A
                            ; PCL = PCL + ACC, PCH + 1 when PCL overflow occurs.
JMP
            A0POINT
                             ; ACC = 0, jump to A0POINT
JMP
            A1POINT
                             ; ACC = 1, jump to A1POINT
JMP
            A2POINT
                             ; ACC = 2, jump to A2POINT
JMP
            A3POINT
                             ; ACC = 3, jump to A3POINT
```

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

> Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
B0ADD PCL, A
ENDM
```

- Note: "VAL" is the number of the jump table listing number.
- Example: "@JMP A" application in SONIX macro file called "MACRO3.H".

```
A, BUF0
                              ; "BUF0" is from 0 to 4.
B0MOV
@JMP_A
                             ; The number of the jump table listing is five.
            5
JMP
            A0POINT
                              ; ACC = 0, jump to A0POINT
JMP
            A1POINT
                             ; ACC = 1, jump to A1POINT
JMP
            A2POINT
                             ; ACC = 2, jump to A2POINT
JMP
                             ; ACC = 3, jump to A3POINT
            A3POINT
JMP
            A4POINT
                             ; ACC = 4, jump to A4POINT
```



If the jump table position is across a ROM boundary (0x00FF~0x0100), the "@JMP\_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

## > Example: "@JMP\_A" operation.

## ; Before compiling program.

<b>ROM</b>	address
------------	---------

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

#### ; After compiling program.

#### ROM address

I COM addices			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



## 2.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

> Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@@:	MOVC		
	B0BSET ADD MOV	FC DATA1, A A, R	; Clear C flag ; Add A to Data1
	ADC	DATA2, A	; Add R to Data2
AAA:	JMP	END_CHECK	; Check if the YZ address = the end of code
	INCMS JMP JMP	@B	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK:	MOV	A END ADDD4	
	MOV CMPRS JMP MOV	A, END_ADDR1 A, Z AAA A, END_ADDR2	; Check if Z = low end address ; If Not jump to checksum calculate
	CMPRS JMP JMP	A, Y AAA CHECKSUM_END	; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:			
	INCMS NOP	Υ	; Increase Y
	JMP	@B	; Jump to checksum calculate
CHECKSUM_END:			

END\_USER\_CODE:

; Label of program end



## 2.2 DATA MEMORY (RAM)

#### 64 X 8-bit RAM

	Address	RAM Location	]
	000h		RAM Bank 0
	"	General Purpose Area	
BANK 0	03Fh 080h "	System Register	080h~0FFh of Bank 0 store system registers (128 bytes).
	0FFh		End of Bank 0

The 64-byte general purpose RAM is in Bank 0. Sonix provides "Bank 0" type instructions (e.g. b0mov, b0add, b0bts1, b0bset...) to control Bank 0 RAM in non-zero RAM bank condition directly.

#### 2.2.1 SYSTEM REGISTER

#### 2.2.1.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
8	-	=	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	=	-	-	-		-	-	-	-	-	i	-	-	-	-
Α	-	-	-	-	-	ı	-	-	-	-	-	i	-	-	P4CON	VREFH
В	-	ADM	ADB	ADR			-	-	P0M	-	-	i	-	-	-	PEDGE
С	-	=	=	-	P4M	P5M	-	-	INTRQ	INTEN	OSCM	-	WDTR	TC0R	PCL	PCH
D	P0	-	-	-	P4	P5	-	-	TOM	-	TC0M	TC0C	TC1M	TC1C	TC1R	STKP
Ε	P0UR	=	=	-	P4UR	P5UR	-	@YZ	-	-	-	ı	-	-	-	-
F									STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

#### 2.2.1.2 SYSTEM REGISTER DESCRIPTION

R = Working register and ROM look-up data buffer.

PFLAG = Special flag register.

VREFH = ADC reference voltage control register.

ADB = ADC data buffer.

PEDGE = P0.0 edge direction register.

INTEN = Interrupt enable register.

WDTR = Watchdog timer clear register.

Pn = Port n data buffer.

PCH, PCL = Program counter.

TC0M = TC0 mode register.

TC0R = TC0 auto-reload data buffer.

TC1C = TC1 counting register.

@YZ = RAM YZ indirect addressing index pointer.

STK0~STK3 = Stack 0 ~ stack 3 buffer.

Y, Z = Working, @YZ and ROM addressing register.

P4CON = P4 configuration register.

ADM = ADC mode register.

ADR = ADC resolution select register.

INTRQ = Interrupt request register.

OSCM = Oscillator mode register.

PnM = Port n input/output mode register.

PnUR = Port n pull-up resister control register.

T0M = T0 mode register.

TC0C = TC0 counting register.

TC1M = TC1 mode register.

TC1R = TC1 auto-reload data buffer.

STKP = Stack pointer buffer.



## 2.2.1.3 BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	NT0	NPD	LVD36	LVD24		С	DC	Z	R/W	PFLAG
0AEH				P4CON4	P4CON3	P4CON2	P4CON1	P4CON0	W	P4CON
0AFH	EVHENB						VHS1	VHS0	R/W	VREFH
0B1H	ADENB	ADS	EOC	GCHS		CHS2	CHS1	CHS0	R/W	ADM
0B2H	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	R	ADB
0B3H		ADCKS1		ADCKS0	ADB3	ADB2	ADB1	ADB0	R/W	ADR
0B8H					P03M	P02M	P01M	P00M	R/W	P0M
0BFH				P00G1	P00G0				R/W	PEDGE
0C4H				P44M	P43M	P42M	P41M	P40M	R/W	P4M
0C5H				P54M	P53M				R/W	P5M
0C8H	ADCIRQ	TC1IRQ	TC0IRQ				P01IRQ	P00IRQ	R/W	INTRQ
0C9H	ADCIEN	TC1IEN	TC0IEN				P01IEN	P00IEN	R/W	INTEN
0CAH				CPUM1	CPUM0	CLKMD	STPHX		R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CDH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TC0R
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH							PC9	PC8	R/W	PCH
0D0H				P04	P03	P02	P01	P00	R/W	P0
0D4H				P44	P43	P42	P41	P40	R/W	P4
0D5H				P54	P53				R/W	P5
0D8H					TC1X8	TC0X8	TC0GN		R/W	TOM
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DCH	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC1OUT	PWM1OUT	R/W	TC1M
0DDH	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0	R/W	TC1C
0DEH	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0	W	TC1R
0DFH	GIE					STKPB2	STKPB1	STKPB0	R/W	STKP
0E0H					P03R	P02R	P01R	P00R	W	P0UR
0E4H				P44R	P43R	P42R	P41R	P40R	W	P4UR
0E5H				P54R	P53R				W	P5UR
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H							S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH							S2PC9	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH							S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH							S0PC9	S0PC8	R/W	STK0H

#### \* Note:

- 1. To avoid system error, make sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.



## 2.2.2 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

➤ Ex	ample:	Read	and	write	ACC	value.
------	--------	------	-----	-------	-----	--------

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

MOV A, BUF

; or

B0MOV A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

> Example: Protect ACC and working registers.

INT\_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

. . .

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector



## 2.2.3 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation. LVD24, LVD36 bits indicate LVD detecting power voltage status.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 5 LVD36: LVD 3.6V operating flag and only support LVD code option is LVD\_H.

0 = Inactive (VDD > 3.6V).

 $1 = Active (VDD \le 3.6V).$ 

Bit 4 LVD24: LVD 2.4V operating flag and only support LVD code option is LVD\_M.

0 = Inactive (VDD > 2.4V).

 $1 = Active (VDD \le 2.4V).$ 

Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0.
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.
- Bit 1 DC: Decimal carry flag
  - 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
  - 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.
- Bit 0 **Z**: Zero flag
  - 1 = The result of an arithmetic/logic/branch operation is zero.
  - 0 = The result of an arithmetic/logic/branch operation is not zero.
- ★ Note: Refer to instruction set table for detailed information of C, DC and Z flags.



## 2.2.4 PROGRAM COUNTER

The program counter (PC) is a 10-bit binary counter separated into the high-byte 2 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 9.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	-	-	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After	_	_	-	_	_	_	0	0	0	0	0	0	0	0	0	0
reset	_	_	-	-	•	_	U	U	0	U	0	0	0	0	0	O
	PCH											P(	CL			

#### **ONE ADDRESS SKIPPING**

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

**B0BTS1** FC ; To skip, if Carry\_flag = 1
JMP C0STEP ; Else jump to C0STEP.

. . .

COSTEP: NOP

B0MOV A, BUF0 ; Move BUF0 value to ACC. **B0BTS0** FZ ; To skip, if Zero flag = 0.

JMP C1STEP ; Else jump to C1STEP.

• • •

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H.

JMP COSTEP ; Else jump to COSTEP.

• • •

COSTEP: NOP

If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

**INCS** instruction:

INCS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

**INCMS** instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

. . .

COSTEP: NOP



If the destination decreased by 1, which results underflow of 0x01 to 0x00, the PC will add 2 steps to skip next instruction.

**DECS** instruction:

**DECS** BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

**DECMS** instruction:

**DECMS** BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP

#### **MULTI-ADDRESS JUMPING**

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

#### Example: If PC = 0323H (PCH = 03H, PCL = 23H)

PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

. . .

; PC = 0328H

MOV A, #00H

B0MOV PCL, A ; Jump to address 0300H

...

## Example: If PC = 0323H (PCH = 03H, PCL = 23H)

PC = 0323H

B0ADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed. JMP A0POINT ; If ACC = 0, jump to A0POINT

JMP A1POINT ; If ACC = 0, jump to A0POINT

JMP A1POINT ; ACC = 1, jump to A1POINT

JMP A2POINT ; ACC = 2, jump to A2POINT

JMP A3POINT ; ACC = 3, jump to A3POINT

...



## 2.2.5 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- Can be used as general working registers
- Can be used as RAM data pointers with @YZ register
- Can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV Y, #00H ; To set RAM bank 0 for Y register B0MOV Z, #25H ; To set location 25H for Z register

B0MOV A, @YZ ; To read a data into ACC

> Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0; Y = 0, bank 0

BOMOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR\_YZ\_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR\_YZ\_BUF ; Not zero

CLR @YZ

END\_CLR: ; End of clear general purpose data memory area of bank 0

. . .

## 2.2.6 R REGISTER

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
   (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the
   low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



## 2.3 ADDRESSING MODE

## 2.3.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

> Example: Move the immediate data 12H to ACC.

MOV A, #12H ; To set an immediate data 12H into ACC.

Example: Move the immediate data 12H to R register.

BOMOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

#### 2.3.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

> Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0

#### 2.3.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (Y/Z).

> Example: Indirectly addressing mode with @YZ register.

B0MOV Y, #0 ; To clear Y register to access RAM bank 0.

BOMOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location


; 012H into ACC.



## 2.4 STACK OPERATION

#### 2.4.1 OVERVIEW

The stack buffer has 4-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.



## 2.4.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 10-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer  $(n = 0 \sim 2)$ 

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointers in the beginning of the program.

> MOV A, #00000111B B0MOV STKP, A



0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	-	-	SnPC9	SnPC8
Read/Write	-	-	-	-	-	-	R/W	R/W
After reset	-	-	-	-	-	-	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL  $(n = 3 \sim 0)$ 

#### 2.4.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Dosorintion
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
> 4	0	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Description	
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description	
4	0	1	1	STK3H	STK3L	-	
3	1	0	0	STK2H	STK2L	-	
2	1	0	1	STK1H	STK1L	-	
1	1	1	0	STK0H	STK0L	-	
0	1	1	1	Free	Free	-	



## 2.5 CODE OPTION TABLE

The code option is the system hardware configurations including oscillator type, watchdog timer operation, LVD option, reset pin option and OTP ROM security control. The code option items are as following table:

Code Option	Content	Function Description				
	IHRC_16M	High speed internal 16MHz RC. XIN/XOUT pins are bi-direction GPIO mode.				
	RC	Low cost RC for external high clock oscillator. XIN pin is connected to RC oscillator. XOUT pin is bi-direction GPIO mode.				
High_Clk	32K X'tal	Low frequency, power saving crystal (e.g. 32.768KHz) for external high clock oscillator.				
	12M X'tal	High speed crystal /resonator (e.g. 12MHz) for external high clock oscillator.				
	4M X'tal	Standard crystal /resonator (e.g. 4M) for external high clock oscillator.				
	Always_On	Watchdog timer is always on enable even in power down and green mode.				
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and green mode.				
Disable		Disable Watchdog function.				
	Fosc/1	Instruction cycle is 1 oscillator clocks. Noise Filter must be disabled.				
	Fosc/2	Instruction cycle is 2 oscillator clocks. Noise Filter must be disabled				
Fcpu	Fosc/4	Instruction cycle is 4 oscillator clocks.				
	Fosc/8	Instruction cycle is 8 oscillator clocks.				
	Fosc/16	Instruction cycle is 16 oscillator clocks.				
Reset Pin	Reset	Enable External reset pin.				
Neset_i iii	P04	Enable P0.4 input only without pull-up resister.				
Security	Enable	Enable ROM code Security function.				
Security	Disable	Disable ROM code Security function.				
Noise_Filter	Enable	Enable Noise Filter and Fcpu is Fosc/4~Fosc/16.				
INDISE_I III.EI	Disable	Disable Noise Filter and Fcpu is Fosc/1~Fosc/16.				
	LVD_L	LVD will reset chip if VDD is below 2.0V				
LVD	LVD_M	LVD will reset chip if VDD is below 2.0V Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.				
	LVD_H	LVD will reset chip if VDD is below 2.4V Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.				

## 2.5.1 Fcpu code option

Fcpu means instruction cycle of normal mode (high clock). In slow mode, the system clock source is internal low speed RC oscillator. The Fcpu of slow mode isn't controlled by Fcpu code option and fixed Flosc/4 (16KHz/4 @3V, 32KHz/4 @5V).

## 2.5.2 Reset\_Pin code option

The reset pin is shared with general input only pin controlled by code option.

- Reset: The reset pin is external reset function. When falling edge trigger occurring, the system will be reset.
- P04: Set reset pin to general input only pin (P0.4). The external reset function is disabled and the pin is input pin.

## 2.5.3 Security code option

Security code option is OTP ROM protection. When enable security code option, the ROM code is secured and not dumped complete ROM contents.

## 2.5.4 Noise Filter code option

Noise Filter code option is a power noise filter manner to reduce noisy effect of system clock. If noise filter enable, Fcpu is limited below Fosc/1 and Fosc/2. The fast Fcpu rate is Fosc/4. If noise filter disable, the Fosc/1 and Fosc/2 options are released. In high noisy environment, enable noise filter, enable watchdog timer and select a good LVD level can make whole system work well and avoid error event occurrence.



# 3 RESET

## 3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit [7:6] NTO, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





## 3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

## 3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.


- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.

## 3.4 BROWN OUT RESET

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



**Brown Out Reset Diagram** 



The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

#### DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.


#### AC application:

In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.


## 3.5 THE SYSTEM OPERATING VOLTAGE

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.

## 3.6 LOW VOLTAGE DETECTOR (LVD)





The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

The LVD is three levels design (2.0V/2.4V/3.6V) and controlled by LVD code option. The 2.0V LVD is always enable for power on reset and Brown Out reset. The 2.4V LVD includes LVD reset function and flag function to indicate VDD status function. The 3.6V includes flag function to indicate VDD status. LVD flag function can be an **easy low battery detector**. LVD24, LVD36 flags indicate VDD voltage level. For low battery detect application, only checking LVD24, LVD36 status to be battery status. This is a cheap and easy solution.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	C	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit 5 LVD36: LVD 3.6V operating flag and only support LVD code option is LVD\_H.

0 = Inactive (VDD > 3.6V).

 $1 = Active (VDD \le 3.6V).$ 

Bit 4 LVD24: LVD 2.4V operating flag and only support LVD code option is LVD\_M.

0 = Inactive (VDD > 2.4V).

 $1 = Active (VDD \le 2.4V).$ 

LVD	LVD Code Option						
LVD	LVD_L	LVD_H					
2.0V Reset	Available	Available	Available				
2.4V Flag	-	Available	-				
2.4V Reset	-	-	Available				
3.6V Flag	-	-	Available				

#### LVD L

If VDD < 2.0V, system will be reset.

Disable LVD24 and LVD36 bit of PFLAG register.

#### LVD\_M

If VDD < 2.0V, system will be reset.

Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD ≦ 2.4V, LVD24 flag is "1".

Disable LVD36 bit of PFLAG register.

#### LVD H

If VDD < 2.4V, system will be reset.

Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD ≦ 2.4V, LVD24 flag is "1".

Enable LVD36 bit of PFLAG register. If VDD > 3.6V, LVD36 is "0". If VDD ≦ 3.6V, LVD36 flag is "1".

#### Note:

- 1. After any LVD reset, LVD24, LVD36 flags are cleared.
- 2. The voltage level of LVD 2.4V or 3.6V is for design reference only. Don't use the LVD indicator as precision VDD measurement.



## 3.7 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

#### \* Note:

- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.

#### Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range. Watchdog timer application note is as following.

#### Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

#### **External reset circuit:**

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



## 3.8 EXTERNAL RESET


External reset function is controlled by "Reset\_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is
  not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

## 3.9 EXTERNAL RESET CIRCUIT

## 3.9.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




#### 3.9.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


#### 3.9.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



# 3.9.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.

#### 3.9.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.



# 4

# **SYSTEM CLOCK**

## 4.1 OVERVIEW

The micro-controller is a dual clock system including high-speed and low-speed clocks. The high-speed clock includes internal high-speed oscillator and external oscillators selected by "High\_CLK" code option. The low-speed clock is from internal low-speed oscillator controlled by "CLKMD" bit of OSCM register. Both high-speed clock and low-speed clock can be system clock source through a divider to decide the system clock rate.


#### High-speed oscillator

Internal high-speed oscillator is 16MHz RC type called "**IHRC**". External high-speed oscillator includes crystal/ceramic (4MHz, 12MHz, 32KHz) and RC type.

#### Low-speed oscillator

Internal low-speed oscillator is 16KHz @3V, 32KHz @5V RC type called "ILRC".

#### System clock block diagram



- HOSC: High\_Clk code option.
- Fhosc: External high-speed clock / Internal high-speed RC clock.
- Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).
- Fosc: System clock source.
- Fcpu: Instruction cycle.

SONIX provides a "Noise Filter" controlled by code option. In high noisy situation, the noise filter can isolate noise outside and protect system works well. The minimum Fcpu of high clock is limited at **Fhosc/4** when noise filter enable.

# 4.2 FCPU (INSTRUCTION CYCLE)

The system clock rate is instruction cycle called "Fcpu" which is divided from the system clock source and decides the system operating rate. Fcpu rate is selected by Fcpu code option and the range is Fhosc/1~Fhosc/16 under system normal mode. If the system high clock source is external 4MHz crystal, and the Fcpu code option is Fhosc/4, the Fcpu frequency is 4MHz/4 = 1MHz. Under system slow mode, the Fcpu is fixed Flosc/4, 16KHz/4=4KHz @3V, 32KHz/4=8KHz @5V.

In high noisy environment, below "Fhosc/4" of Fcpu code option is the strongly recommendation to reduce high frequency noise effect.

#### 4.3 NOISE FILTER

The Noise Filter controlled by "Noise\_Filter" code option is a low pass filter and supports external oscillator including RC and crystal modes. The purpose is to filter high rate noise coupling on high clock signal from external oscillator.

In high noisy environment, to enable Noise\_Filter is the strongly recommendation to reduce high frequency noise effect.



#### 4.4 SYSTEM HIGH-SPEED CLOCK

The system high-speed clock has internal and external two-type. The external high-speed clock includes 4MHz, 12MHz, 32KHz crystal/ceramic and RC type. These high-speed oscillators are selected by "**High\_CLK**" code option.

# 4.4.1 HIGH\_CLK CODE OPTION

For difference clock functions, Sonix provides multi-type system high clock options controlled by "High\_CLK" code option. The High\_CLK code option defines the system oscillator types including IHRC\_16M, RC, 32K X'tal, 12M X'tal and 4M X'tal. These oscillator options support different bandwidth oscillator.

- **IHRC\_16M:** The system high-speed clock source is internal high-speed 16MHz RC type oscillator. In the mode, XIN and XOUT pins are bi-direction GPIO mode, and not to connect any external oscillator device.
- \* RC: The system high-speed clock source is external low cost RC type oscillator. The RC oscillator circuit only connects to XIN pin, and the XOUT pin is bi-direction GPIO mode.
- **32K X'tal:** The system high-speed clock source is external low-speed 32768Hz crystal. The option only supports 32768Hz crystal and the RTC function is workable.
- **★ 12M X'tal:** The system high-speed clock source is external high-speed crystal/ceramic. The oscillator bandwidth is 10MHz~16MHz.
- **4M X'tal:** The system high-speed clock source is external high-speed crystal/resonator. The oscillator bandwidth is 1MHz~10MHz.

#### 4.4.2 INTERNAL HIGH-SPEED OSCILLATOR RC TYPE (IHRC)


The internal high-speed oscillator is 16MHz RC type. The accuracy is  $\pm 2\%$  under commercial condition. When the "High\_CLK" code option is "IHRC\_16M", the internal high-speed oscillator is enabled.

• IHRC\_16M: The system high-speed clock is internal 16MHz oscillator RC type. XIN/XOUT pins are general purpose I/O pins.

#### 4.4.3 EXTERNAL HIGH-SPEED OSCILLATOR

The external high-speed oscillator includes 4MHz, 12MHz, 32KHz and RC type. The 4MHz, 12MHz and 32KHz oscillators support crystal and ceramic types connected to XIN/XOUT pins with 20pF capacitors to ground. The RC type is a low cost RC circuit only connected to XIN pin. The capacitance is not below 100pF, and use the resistance to decide the frequency.

#### 4.4.4 EXTERNAL OSCILLATOR APPLICATION CIRCUIT




Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller. Connect the R and C as near as possible to the VDD pin of micro-controller.



## 4.5 SYSTEM LOW-SPEED CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by "CLKMD" bit of OSCM register.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

> Example: Stop internal low-speed oscillator by power down mode.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



#### 4.6 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 STPHX: External high-speed oscillator control bit.

0 = External high-speed oscillator free run.

1 = External high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.

Bit 2 **CLKMD:** System high/Low clock mode control bit.

0 = Normal (dual) mode. System clock is high clock.

1 = Slow mode. System clock is internal low clock.

Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

"STPHX" bit controls internal high speed RC type oscillator and external oscillator operations. When "STPHX=0", the external oscillator or internal high speed RC type oscillator active. When "STPHX=1", the external oscillator or internal high speed RC type oscillator are disabled. The STPHX function is depend on different high clock options to do different controls.

- IHRC 16M: "STPHX=1" disables internal high speed RC type oscillator.
- RC, 4M, 12M, 32K: "STPHX=1" disables external oscillator.

#### 4.7 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

> Example: Fcpu instruction cycle of external oscillator.

BOBSET P0M.0 ; Set P0.0 to be output mode for outputting Fcpu toggle signal.

@ @:

BOBSET P0.0 ; Output Fcpu toggle signal in low-speed clock mode.
BOBCLR P0.0 ; Measure the Fcpu frequency by oscilloscope.
JMP @B


\* Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.




# 4.8 SYSTEM CLOCK TIMING

Parameter	Symbol	Description	Typical
Hardware configuration time	Tcfg	2048*F <sub>ILRC</sub>	64ms @ F <sub>ILRC</sub> = 32KHz 128ms @ F <sub>ILRC</sub> = 16KHz
Oscillator start up time	Tost	The start-up time is depended on oscillator's material, factory and architecture. Normally, the low-speed oscillator's start-up time is lower than high-speed oscillator. The RC type oscillator's start-up time is faster than crystal type oscillator.	-
Oscillator warm-up time	Tosp	Oscillator warm-up time of reset condition. 1536*F <sub>hosc</sub> (Power on reset, LVD reset, watchdog reset, external reset pin active.)	48ms @ F <sub>hosc</sub> = 32KHz 384us @ F <sub>hosc</sub> = 4MHz 96us @ F <sub>hosc</sub> = 16MHz
		Oscillator warm-up time of power down mode wake-up condition.  2048*F <sub>hosc</sub> Crystal/resonator type oscillator, e.g. 32768Hz crystal, 4MHz crystal, 16MHz crystal  8*F <sub>hosc</sub> RC type oscillator, e.g. external RC type oscillator, internal high-speed RC type oscillator.	X'tal: 64ms @ F <sub>hosc</sub> = 32KHz 512us @ F <sub>hosc</sub> = 4MHz 128us @ F <sub>hosc</sub> = 16MHz RC: 2us @ F <sub>hosc</sub> = 4MHz 0.5us @ F <sub>hosc</sub> = 16MHz

## Power On Reset Timing




## External Reset Pin Reset Timing







## Watchdog Reset Timing



## Power Down Mode Wake-up Timing




# • Green Mode Wake-up Timing





## Oscillator Start-up Time

The start-up time is depended on oscillator's material, factory and architecture. Normally, the low-speed oscillator's start-up time is lower than high-speed oscillator. The RC type oscillator's start-up time is faster than crystal type oscillator.





# 5


# **SYSTEM OPERATION MODE**

## 5.1 OVERVIEW

The chip builds in four operating mode for difference clock rate and power saving reason. These modes control oscillators, op-code operation and analog peripheral devices' operation.

- Normal mode: System high-speed operating mode.
- Slow mode: System low-speed operating mode.
- Power down mode: System power saving mode (Sleep mode).
- Green mode: System ideal mode.

#### **Operating Mode Control Block**



#### **Operating Mode Clock Control Table**

Operating Mode	Normal Mode	Slow Mode	Green Mode	Power Down Mode
EHOSC	Running	By STPHX	By STPHX	Stop
IHRC	Running	By STPHX	By STPHX	Stop
ILRC	Running	Running	Running	Stop
CPU instruction	Executing	Executing	Stop	Stop
TC0 timer	By TC0ENB	By TC0ENB	By TC0ENB Only PWM/Buzzer active.	Inactive
TC1 timer	By TC1ENB	By TC1ENB	By TC1ENB Only PWM/Buzzer active.	Inactive
Watchdog timer	By Watch_Dog Code option	By Watch_Dog Code option	By Watch_Dog Code option	By Watch_Dog Code option
Internal interrupt	All active	All active	TC0	All inactive
External interrupt	All active	All active	All active	All inactive
Wakeup source	-	•	P0, TC0, Reset	P0, Reset

- EHOSC: External high-speed oscillator (XIN/XOUT).
- IHRC: Internal high-speed oscillator RC type.
- ILRC: Internal low-speed oscillator RC type.



#### 5.2 NORMAL MODE

The Normal Mode is system high clock operating mode. The system clock source is from high speed oscillator. The program is executed. After power on and any reset trigger released, the system inserts into normal mode to execute program. When the system is wake-up from power down mode, the system also inserts into normal mode. In normal mode, the high speed oscillator actives, and the power consumption is largest of all operating modes.

- The program is executed, and full functions are controllable.
- The system rate is high speed.
- The high speed oscillator and internal low speed RC type oscillator active.
- Normal mode can be switched to other operating modes through OSCM register.
- Power down mode is wake-up to normal mode.
- Slow mode is switched to normal mode.
- Green mode from normal mode is wake-up to normal mode.

### 5.3 SLOW MODE

The slow mode is system low clock operating mode. The system clock source is from internal low speed RC type oscillator. The slow mode is controlled by CLKMD bit of OSCM register. When CLKMD=0, the system is in normal mode. When CLKMD=1, the system inserts into slow mode. The high speed oscillator won't be disabled automatically after switching to slow mode, and must be disabled by SPTHX bit to reduce power consumption. In slow mode, the system rate is fixed Flosc/4 (Flosc is internal low speed RC type oscillator frequency).

- The program is executed, and full functions are controllable.
- The system rate is low speed (Flosc/4).
- The internal low speed RC type oscillator actives, and the high speed oscillator is controlled by STPHX=1. In slow mode, to stop high speed oscillator is strongly recommendation.
- Slow mode can be switched to other operating modes through OSCM register.
- Power down mode from slow mode is wake-up to normal mode.
- Normal mode is switched to slow mode.
- Green mode from slow mode is wake-up to slow mode.

#### 5.4 POWER DOWN MODE

The power down mode is the system ideal status. No program execution and oscillator operation. Whole chip is under low power consumption status under 1uA. The power down mode is waked up by P0 hardware level change trigger. Any operating modes into power down mode, the system is waked up to normal mode. Inserting power down mode is controlled by CPUM0 bit of OSCM register. When CPUM0=1, the system inserts into power down mode. After system wake-up from power down mode, the CPUM0 bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- All oscillators including external high speed oscillator, internal high speed oscillator and internal low speed oscillator stop.
- The power consumption is under 1uA.
- The system inserts into normal mode after wake-up from power down mode.
- The power down mode wake-up source is P0 level change trigger.
- Note: If the system is in normal mode, to set STPHX=1 to disable the high clock oscillator. The system is under no system clock condition. This condition makes the system stay as power down mode, and can be wake-up by P0 level change trigger.



#### 5.5 **GREEN MODE**

The green mode is another system ideal status not like power down mode. In power down mode, all functions and hardware devices are disabled. But in green mode, the system clock source keeps running, so the power consumption of green mode is larger than power down mode. In green mode, the program isn't executed, but the timer with wake-up function actives as enabled, and the timer clock source is the non-stop system clock. The green mode has 2 wake-up sources. One is the P0 level change trigger wake-up. The other one is internal timer with wake-up function occurring overflow. That's mean users can setup one fix period to timer, and the system is waked up until the time out. Inserting green mode is controlled by CPUM1 bit of OSCM register. When CPUM1=1, the system inserts into green mode. After system wake-up from green mode, the CPUM1 bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- Only the timer with wake-up function actives.
- The oscillator to be the system clock source keeps running, and the other oscillators operation is depend on system operation mode configuration.
- If inserting green mode from normal mode, the system insets to normal mode after wake-up.
- If inserting green mode from slow mode, the system insets to slow mode after wake-up.
- The green mode wake-up sources are P0 level change trigger and unique time overflow.
- PWN and buzzer output functions active in green mode, but the timer can't wake-up the system as overflow.
- Note: Sonix provides "GreenMode" macro to control green mode operation. It is necessary to use "GreenMode" macro to control system inserting green mode. The macro includes three instructions. Please take care the macro length as using BRANCH type instructions, e.g. bts0, bts1, b0bts0, b0bts1, ins, incms, decs, decms, cmprs, jmp, or the routine would be error.



#### 5.6 OPERATING MODE CONTROL MACRO

Sonix provides operating mode control macros to switch system operating mode easily.

Macro	Length	Description
SleepMode	1-word	The system insets into Sleep Mode (Power Down Mode).
GreenMode	3-word	The system inserts into Green Mode.
SlowMode	2-word	The system inserts into Slow Mode and stops high speed oscillator.
Slow2Normal	5-word	The system returns to Normal Mode from Slow Mode. The macro includes operating mode switch, enable high speed oscillator, high speed oscillator warm-up delay time.

> Example: Switch normal/slow mode to power down (sleep) mode.

SleepMode ; Declare "SleepMode" macro directly.

> Example: Switch normal mode to slow mode.

SlowMode ; Declare "SlowMode" macro directly.

> Example: Switch slow mode to normal mode (The external high-speed oscillator stops).

Slow2Normal ; Declare "Slow2Normal" macro directly.

> Example: Switch normal/slow mode to green mode.

**GreenMode** ; Declare "GreenMode" macro directly.

Example: Switch normal/slow mode to green mode and enable TC0 wake-up function.

; Set TC0 timer wakeup function.

B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0ENB	; To disable TC0 timer
MOV	A,#20H	•
B0MOV	TC0M,A	; To set TC0 clock = Fcpu / 64
MOV	A,#64H	•
B0MOV	TC0C,A	; To set TC0C initial value = 64H (To set TC0 interval =
	,	; 10 ms)
B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0IRQ	; To clear TC0 interrupt request
<b>B0BSET</b>	FTC0GN	; To enable TC0 timer green mode wake-up function.
<b>B0BSET</b>	FTC0ENB	; To enable TC0 timer

; Go into green mode

**GreenMode** ; Declare "GreenMode" macro directly.



# 5.7 WAKEUP

#### 5.7.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0 level change) and internal trigger (TC0 timer overflow).

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0 level change)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0 level change) and internal trigger (TC0 timer overflow).

#### 5.7.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 2048 external high-speed oscillator clocks and 8 internal high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the external high clock oscillator wakeup time is as the following.

The Wakeup time = 1/Fhosc \* 2048 (sec) + high clock start-up time

Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fhosc \* 2048 = 0.512 ms(Fhosc = 4MHz)The total wakeup time = 0.512 ms + oscillator start-up time

The value of the internal high clock oscillator RC type wakeup time is as the following.

The Wakeup time = 1/Fhosc \* 8 (sec) + high clock start-up time

Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fhosc \*8 = 0.5 us (Fhosc = 16MHz)

Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.




# 6

# **INTERRUPT**

#### 6.1 OVERVIEW

This MCU provides five interrupt sources, including three internal interrupt (TC0/TC1/ADC) and two external interrupt (INT0/INT1). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode, and interrupt request is latched until return to normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



## 6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including three internal interrupts, two external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	ADCIEN	TC1IEN	TC0IEN	-	-	-	P01IEN	P00IEN
Read/Write	R/W	R/W	R/W	-	-	-	R/W	R/W
After reset	0	0	0	-	-	-	0	0

Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit.

0 = Disable INT0 interrupt function.1 = Enable INT0 interrupt function.

Bit 1 **P01IEN:** External P0.1 interrupt (INT1) control bit.

0 = Disable INT1 interrupt function.1 = Enable INT1 interrupt function.

Bit 5 **TC0IEN:** TC0 timer interrupt control bit.

0 = Disable TC0 interrupt function.1 = Enable TC0 interrupt function.

Bit 6 TC1IEN: TC1 timer interrupt control bit.

0 = Disable TC1 interrupt function.1 = Enable TC1 interrupt function.

Bit 7 ADCIEN: ADC interrupt control bit.

0 = Disable ADC interrupt function.1 = Enable ADC interrupt function.



#### 6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	ADCIRQ	TC1IRQ	TC0IRQ	-	-	-	P01IRQ	P00IRQ
Read/Write	R/W	R/W	R/W	-	-	-	R/W	R/W
After reset	0	0	0	-	-	-	0	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 1 **P01IRQ:** External P0.1 interrupt (INT1) request flag.

0 = None INT1 interrupt request.

1 = INT1 interrupt request.

Bit 5 **TC0IRQ:** TC0 timer interrupt request flag.

0 = None TC0 interrupt request.

1 = TC0 interrupt request.

Bit 6 TC1IRQ: TC1 timer interrupt request flag.

0 = None TC1 interrupt request.

1 = TC1 interrupt request.

Bit 7 ADCIRQ: ADC interrupt request flag.

0 = None ADC interrupt request.

1 = ADC interrupt request.



# 6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

> Example: Set global interrupt control bit (GIE).

BOBSET FGIE ; Enable GIE

Note: The GIE bit must enable during all interrupt operation.



# 6.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instructions save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

- \* Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.
- Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

ORG 0 JMP START

ORG 8

JMP INT\_SERVICE

ORG 10H

START:

. . .

INT\_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

• • •

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector

**ENDP** 



# 6.6 EXTERNAL INTERRUPT OPERATION (INTO)

INTO is external interrupt trigger source and builds in edge trigger configuration function. When the external edge trigger occurs, the external interrupt request flag will be set to "1" no matter the external interrupt control bit enabled or disable. When external interrupt control bit is enabled and external interrupt edge trigger is occurring, the program counter will jump to the interrupt vector (ORG 8) and execute interrupt service routine.

The external interrupt builds in wake-up latch function. That means when the system is triggered wake-up from power down mode, the wake-up source is external interrupt source (P0.0), and the trigger edge direction matches interrupt edge configuration, the trigger edge will be latched, and the system executes interrupt service routine fist after wake-up.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	ı	-	R/W	R/W	1	ı	-
After reset	-	- 1	-	1	0	-	- 1	-

Bit[4:3] **P00G[1:0]:** INT0 edge trigger select bits.

00 = reserved,

01 = rising edge,

10 = falling edge,

11 = rising/falling bi-direction.

> Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

BOBSET FP00IEN ; Enable INTO interrupt service BOBCLR FP00IRQ ; Clear INTO interrupt request flag

B0BSET FGIE ; Enable GIE

Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT\_INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ ; Reset P00IRQ

. ; INTO interrupt service routine

EXIT INT:

. ; Pop routine to load ACC and PFLAG from buffers.



# 6.7 INT1 (P0.1) INTERRUPT OPERATION

When the INT1 trigger occurs, the P01IRQ will be set to "1" no matter the P01IEN is enable or disable. If the P01IEN = 1 and the trigger event P01IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P01IEN = 0 and the trigger event P01IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P01IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

If the interrupt trigger direction is identical with wake-up trigger direction, the INT1 interrupt request flag (INT1IRQ) is latched while system wake-up from power down mode or green mode by P0.1 wake-up trigger. System inserts to interrupt vector (ORG 8) after wake-up immediately.

Note: INT1 interrupt request can be latched by P0.1 wake-up trigger.

Note: The interrupt trigger direction of P0.1 is falling edge.

> Example: INT1 interrupt request setup.

B0BSET FP01IEN ; Enable INT1 interrupt service B0BCLR FP01IRQ ; Clear INT1 interrupt request flag

B0BSET FGIE ; Enable GIE

> Example: INT1 interrupt service routine.

ORG 8

JMP INT\_SERVICE

INT\_SERVICE:

EXIT\_INT:

; Push routine to save ACC and PFLAG to buffers.

; Interrupt vector

B0BTS1 FP01IRQ ; Check P01IRQ

JMP EXIT\_INT ; P01IRQ = 0, exit interrupt vector

B0BCLR FP01IRQ ; Reset P01IRQ

... ; INT1 interrupt service routine

..

.. ; Pop routine to load ACC and PFLAG from buffers.



#### 6.8 TC0 INTERRUPT OPERATION

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: TC0 interrupt request setup. Fcpu = 16MHz / 16.

B0BCLR FTC0IEN ; Disable TC0 interrupt service B0BCLR FTC0ENB ; Disable TC0 timer

MOV A, #20H

BOMOV TCOM, A ; Set TC0 clock = Fcpu / 64 MOV A, #64H ; Set TC0C initial value = 64H BOMOV TCOC, A ; Set TC0 interval = 10 ms

B0BSET FTC0IEN ; Enable TC0 interrupt service B0BCLR FTC0IRQ ; Clear TC0 interrupt request flag

B0BSET FTC0ENB ; Enable TC0 timer

B0BSET FGIE ; Enable GIE

> Example: TC0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT\_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ MOV A, #64H

B0MOV TC0C, A ; Reset TC0C. ... ; TC0 interrupt service routine

EXIT\_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



## TC1 INTERRUPT OPERATION

When the TC1C counter overflows, the TC1IRQ will be set to "1" no matter the TC1IEN is enable or disable. If the TC1IEN and the trigger event TC1IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC1IEN = 0, the trigger event TC1IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC1IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: TC1 interrupt request setup. Fcpu = 16Mhz / 16.

**B0BCLR** FTC1IEN : Disable TC1 interrupt service

**B0BCLR** FTC1ENB Disable TC1 timer

MOV A. #20H

**B0MOV** Set TC1 clock = Fcpu / 64 TC1M. A A, #64H Set TC1C initial value = 64H MOV **B0MOV** TC1C, A ; Set TC1 interval = 10 ms

**B0BSET** FTC1IEN ; Enable TC1 interrupt service ; Clear TC1 interrupt request flag FTC1IRQ **B0BCLR** 

; Enable TC1 timer **BOBSET** FTC1ENB

**B0BSET FGIE** : Enable GIE

**Example: TC1 interrupt service routine.** 

**ORG** ; Interrupt vector

JMP INT\_SERVICE

INT SERVICE:

; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC1IRQ : Check TC1IRQ

**JMP EXIT\_INT** ; TC1IRQ = 0, exit interrupt vector

FTC1IRQ **B0BCLR** ; Reset TC1IRQ MOV A, #74H

**B0MOV** TC1C, A ; Reset TC1C. ; TC1 interrupt service routine ...

EXIT\_INT: ; Pop routine to load ACC and PFLAG from buffers.



## 6.10 ADC INTERRUPT OPERATION

When the ADC converting successfully, the ADCIRQ will be set to "1" no matter the ADCIEN is enable or disable. If the ADCIEN and the trigger event ADCIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the ADCIEN = 0, the trigger event ADCIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the ADCIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

#### > Example: ADC interrupt request setup.

BOBCLR FADCIEN ; Disable ADC interrupt service

MOV A, #10110000B ;

B0MOV ADM, A ; Enable P4.0 ADC input and ADC function.
MOV A. #0000000B : Set ADC converting rate = Fcpu/16

MOV A, #00000000B ; Set ADC converting rate = Fcpu/16 B0MOV ADR, A

BOBSET FADCIEN ; Enable ADC interrupt service BOBCLR FADCIRQ ; Clear ADC interrupt request flag

B0BSET FGIE ; Enable GIE

BOBSET FADS ; Start ADC transformation

> Example: ADC interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE INT SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FADCIRQ ; Check ADCIRQ

JMP EXIT\_INT ; ADCIRQ = 0, exit interrupt vector

B0BCLR FADCIRQ ; Reset ADCIRQ

... ; ADC interrupt service routine

EXIT INT:

... ; Pop routine to load ACC and PFLAG from buffers.



# **6.11 MULTI-INTERRUPT OPERATION**

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description			
P00IRQ	P0.0 trigger controlled by PEDGE.			
P01IRQ	P0.1 falling edge trigger.			
TC0IRQ	TC0C overflow.			
TC1IRQ	TC1C overflow.			
ADCIRQ	ADC converting successfully.			

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

#### > Example: Check the interrupt request under multi-interrupt operation

	ORG JMP	8 INT_SERVICE	; Interrupt vector
INT_SERVICE:			
			; Push routine to save ACC and PFLAG to buffers.
INTP00CHK:			; Check INT0 interrupt request
	B0BTS1	FP00IEN	; Check P00IEN
	JMP	INTP01CHK	; Jump check to next interrupt
	B0BTS0	FP00IRQ	; Check P00IRQ
	JMP	INTP00	; Jump to INT0 interrupt service routine
INTP01CHK:			; Check INT0 interrupt request
	B0BTS1	FP01IEN	; Check P01IEN
	JMP	INTTC0CHK	; Jump check to next interrupt
	B0BTS0	FP01IRQ	; Check P01IRQ
INITTO 001116	JMP	INTP01	; Jump to INT1 interrupt service routine
INTTC0CHK:	DADTO	ETONIEN	; Check TC0 interrupt request
	B0BTS1	FTC0IEN	; Check TC0IEN
	JMP	INTTC1CHK	; Jump check to next interrupt
	B0BTS0	FTC0IRQ	; Check TC0IRQ
INITTO 4 OLIV	JMP	INTTC0	; Jump to TC0 interrupt service routine
INTTC1CHK:	DADTO	ETOMEN	; Check TC1 interrupt request
	B0BTS1	FTC1IEN	; Check TC1IEN
	JMP	INTADCHK	; Jump check to next interrupt
	B0BTS0	FTC1IRQ	; Check TC1IRQ
INTADCHK:	JMP	INTTC1	; Jump to TC1 interrupt service routine
INTADCHK:	B0BTS1	EADCIEN	; Check ADC interrupt request ; Check ADCIEN
	JMP	FADCIEN	,
	BOBTSO	INT_EXIT FADCIRQ	; Jump to exit of IRQ ; Check ADCIRQ
	JMP	INTADC	,
INT_EXIT:	JIVIF	INTADO	; Jump to ADC interrupt service routine
IINI_EAII.			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



# **7** //O PORT

#### 7.1 OVERVIEW

The micro-controller builds in 12 pin I/O. Most of the I/O pins are mixed with analog pins and special function pins. The I/O shared pin list is as following.

I/O F	I/O Pin Shared Pin		Pin	Shared Pin Control Condition
Name	Туре	Name	Туре	Shared Fill Control Condition
P0.0	I/O	INT0	DC	P00IEN=1
P0.1	I/O	INT1	DC	P01IEN=1
D0 4		RST	DC	Reset_Pin code option = Reset
PU.4	P0.4 I VPP		HV	OTP Programming
P0.3	I/O	XIN	AC	High_CLK code option = RC, 32K, 4M, 12M
P0.2	I/O	XOUT	AC	High_CLK code option = 32K, 4M, 12M
P5.3	I/O	PWM1	DC	TC1ENB=1, PWM1OUT=1
F0.5	1/0	BZ1	DC	TC1ENB=1, TC1OUT=1, PWM1OUT=0
P5.4	I/O	PWM0	DC	TC0ENB=1, PWM0OUT=1
P5.4	1/0	BZ0	DC	TC0ENB=1, TC0OUT=1, PWM0OUT=0
D4.0	1/0	AIN0	AC	ADENB=1, GCHS=1, CHS[2:0] = 000b
P4.0 I/O AVREFH		AVREFH	AC	ADENB=1, EVHENB=1
P4[4:1]	I/O	AIN[4:1]	AC	ADENB=1, GCHS=1, CHS[2:0] = 001b~100b

<sup>\*</sup> DC: Digital Characteristic. AC: Analog Characteristic. HV: High Voltage Characteristic.



# 7.2 I/O PORT MODE

The port direction is programmed by PnM register. When the bit of PnM register is "0", the pin is input mode. When the bit of PnM register is "1", the pin is output mode.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POM	-	-	ı	-	P03M	P02M	P01M	P00M
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

0C4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4M	-	-	-	P44M	P43M	P42M	P41M	P40M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	-	-	-	P54M	P53M	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	0	0	-	-	-

Bit[7:0] **PnM[7:0]:** Pn mode control bits. (n = 0~4).

0 = Pn is input mode.

1 = Pn is output mode.

#### **▶** Note:

- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P0.4 input pin only, and the P0M.4 is undefined.

#### > Example: I/O mode selecting

CLR P0M ; Set all ports to be input mode.

CLR P4M

MOV A, #0FFH ; Set all ports to be output mode.

BOMOV POM, A BOMOV P4M,A

BOBCLR P4M.0 ; Set P4.0 to be input mode. BOBSET P4M.0 ; Set P4.0 to be output mode.



# 7.3 I/O PULL UP REGISTER

The I/O pins build in internal pull-up resistors and only support I/O input mode. The port internal pull-up resistor is programmed by PnUR register. When the bit of PnUR register is "0", the I/O pin's pull-up is disabled. When the bit of PnUR register is "1", the I/O pin's pull-up is enabled.

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	ı	-	-	-	P03R	P02R	P01R	P00R
Read/Write	-	-	-	-	W	W	W	W
After reset	ı	-	-	-	0	0	0	0

0E4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4UR	-	-	-	P44R	P43R	P42R	P41R	P40R
Read/Write	1	-	1	W	W	W	W	W
After reset	-	-	-	0	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	-	-	-	P54R	P53R	-	-	-
Read/Write	-	-	-	W	W	-	-	-
After reset	-	-	-	0	0	-	-	-

**☀** Note: P0.4 is input only pin and without pull-up resister. The P0UR.4 is undefined.

#### > Example: I/O Pull up Register

MOV A, #0FFH ; Enable Port0, 4 Pull-up register,

B0MOV P0UR, A

B0MOV P4UR,A



# 7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	P04	P03	P02	P01	P00
Read/Write	-	-	-	R/W	R/W	R/W	R	R/W
After reset	-	-	-	0	0	0	0	0

0D4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	-	-	-	P44	P43	P42	P41	P40
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	-	-	-	P54	P53	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	ı	-	0	0	-	ı	-

★ Note: The P04 keeps "1" when external reset enable by code option.

> Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P4 ; Read data from Port 4

Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port.

BOMOV PO, A BOMOV P4, A

> Example: Write one bit data to output port.

B0BSET P4.0 ; Set P4.0 to be "1". B0BCLR P4.0 ; Set P4.0 to be "0".



#### 7.5 PORT 0/4 ADC SHARE PIN

The Port 4 is shared with ADC input function and no Schmitt trigger structure. Only one pin of port 4 can be configured as ADC input in the same time by ADM register. The other pins of port4 are digital I/O pins. Connect an analog signal to COMS digital input pin, especially the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to port 4 will encounter above current leakage situation. P4CON is Port 4 Configuration register. Write "1" into P4CON.n will configure related port 4 pin as pure analog input pin to avoid current leakage.

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4CON	-	-	-	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

Bit[4:0] **P4CON[7:0]:** P4.n configuration control bits.

0 = P4.n can be an analog input (ADC input) or digital I/O pins.

1 = P4.n is pure analog input, can't be a digital I/O pin.

\* Note: When Port 4.n is general I/O port not ADC channel, P4CON.n must be set to "0" or the Port 4.n digital I/O signal would be isolated.

ADC analog input is controlled by GCHS and CHSn bits of ADM register. If GCHS = 0, P4.n is general purpose bi-direction I/O port. If GCHS = 1, P4.n are pointed by CHSn is ADC analog signal input pin.

0B1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	GCHS	-	CHS2	CHS1	CHS0
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit 4 GCHS: Global channel select bit.

0 = Disable AIN channel.

1 = Enable AIN channel.

Bit[2:0] CHS[2:0]: ADC input channels select bit.

000 = AIN0, 001 = AIN1, 010 = AIN2, 011 = AIN3, 100 = AIN4, 101 = AIN5.

- Note: For P4.n general purpose I/O function, users should make sure of P4.n's ADC channel is disabled, or P4.n is automatically set as ADC analog input when GCHS = 1 and CHS[2:0] point to P4.n.
- Example: Set P4.1 to be general purpose input mode. P4CON.1 must be set as "0".

; Check GCHS and CHS[2:0] status.

B0BCLR FGCHS ;[f CHS[2:0] point to P4.1 (CHS[2:0]=001B), set GCHS=0

;If CHS[2:0] don't point to P4.1 (CHS[2:0]≠001B), don't

;care GCHS status.

; Clear P4CON.

MOV A, #0x01 ; Enable P4.1 digital function.

B0MOV P4CON, A

; Enable P4.1 input mode.

B0BCLR P4M.1 ; Set P4.1 as input mode.



Example: Set P4.1 to be general purpose output. P4CON.1 must be set as "0".

; Check GCHS and CHS[2:0] status.

B0BCLR FGCHS ;If CHS[2:0] point to P4.1 (CHS[2:0]=001B), set GCHS=0.

;If CHS[2:0] don't point to P4.1 (CHS[2:0] ≠ 001B), don't

;care GCHS status.

; Clear P4CON.

MOV A, #0x01 ; Enable P4.1 digital function.

B0MOV P4CON, A

; Set P4.1 output buffer to avoid glitch.

BOBSET P4.1 ; Set P4.1 buffer as "1".

; or

B0BCLR P4.1 ; Set P4.1 buffer as "0".

; Enable P4.1 output mode.

B0BSET P4M.1 ; Set P4.1 as input mode.

P4.0 is shared with general purpose I/O, ADC input (AIN0) and ADC external high reference voltage input. EVHENB flag of VREFH register is external ADC high reference voltage input control bit. If EVHENB is enabled, P4.0 general purpose I/O and ADC analog input (AIN0) functions are disabled. P4.0 pin is connected to external ADC high reference voltage directly.

Note: For P4.0 general purpose I/O and AIN0 functions, EVHENB must be set as "0".

0AFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VREFH	EVHENB	-	-	-	-	-	VHS1	VHS0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	0	0

Bit 7 **EVHENB:** External ADC high reference voltage input control bit.

0 = Disable ADC external high reference voltage input.

1 = Enable ADC external high reference voltage input.

Example: Set P4.0 to be general purpose input mode. EVHENB and P4CON.0 bits must be set as "0".

; Check AVREFH status.

B0BTS0 FEVHENB ; Check EVHENB = 0.

B0BCLR FEVHENB ; EVHENB = 1, clear it to disable external ADC high

; reference input.

; EVHENB = 0, execute next routine.

; Check GCHS and CHS[2:0] status.

B0BCLR FGCHS ;If CHS[2:0] point to P4.0 (CHS[2:0]=000B), set GCHS=0

;If CHS[2:0] don't point to P4.0 (CHS[2:0] \neq 000B), don't

care GCHS status.

; Clear P4CON.

MOV A, #0x00 ; Enable P4.0 digital function.

B0MOV P4CON, A

; Enable P4.0 input mode.

B0BCLR P4M.0 ; Set P4.0 as input mode.



Example: Set P4.0 to be general purpose output. EVHENB and P4CON.0 bits must be set as "0".

; Check AVREFH status.

B0BTS0 FEVHENB ; Check EVHENB = 0.

B0BCLR FEVHENB ; EVHENB = 1, clear it to disable external ADC high

; reference input.

; EVHENB = 0, execute next routine.

; Check GCHS and CHS[2:0] status.

B0BCLR FGCHS ; If CHS[2:0] point to P4.0 (CHS[2:0]=000B), set GCHS=0

; If CHS[2:0] don't point to P4.0 (CHS[2:0] ≠000B), don't

; care GCHS status.

; Clear P4CON.

MOV A, #0x00 ; Enable P4.0 digital function.

B0MOV P4CON, A

; Set P4.0 output buffer to avoid glitch.

BOBSET P4.0 ; Set P4.0 buffer as "1".

; or

BOBCLR P4.0 ; Set P4.0 buffer as "0".

; Enable P4.0 output mode.

B0BSET P4M.0 ; Set P4.0 as input mode.



# 8 TIMERS

#### 8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator.

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time				
3V	16KHz	512ms				
5V	32KHz	256ms				

The watchdog timer has three operating options controlled "WatchDog" code option.

- **Disable:** Disable watchdog timer function.
- **Enable:** Enable watchdog timer function. Watchdog timer actives in normal mode and slow mode. In power down mode and green mode, the watchdog timer stops.
- Always\_On: Enable watchdog timer function. The watchdog timer actives and not stop in power down mode and green mode.

In high noisy environment, the "Always\_On" option of watchdog operations is the strongly recommendation to make the system reset under error situations and re-start again.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A, #5AH WDTR, A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
JMP	MAIN	

Example: Clear watchdog timer by "@RST\_WDT" macro of Sonix IDE.

Main:

@RST_WDT		; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
 JMP	MAIN	



Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the
  watchdog timer function.
- Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:			
			; Check I/O. : Check RAM
Err:	JMP \$		; I/O or RAM error. Program jump here and don't ; clear watchdog. Wait watchdog timer overflow to reset IC.
Correct:	MOV	A #5AU	; I/O and RAM are correct. Clear watchdog timer and ; execute program.
	POMOV	A, #5AH	; Clear the watchdog timer.

MOV	A, #5AH			
B0MOV	WDTR, A			
CALL	SUB1			
CALL	SUB2			
 JMP	MAIN			




# 8.2 TIMER/COUNTER 0 (TC0)

#### 8.2.1 OVERVIEW

The TC0 timer is an 8-bit binary up timer with basic timer, event counter, PWM and buzzer functions. The basic timer function supports flag indicator (TC0IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through TC0M, TC0C, TC0R registers. The event counter is changing TC0 clock source from system clock (Fcpu/Fhosc) to external clock like signal (e.g. continuous pulse, R/C type oscillating signal...). TC0 becomes a counter to count external clock number to implement measure application. TC0 builds in duty/cycle programmable PWM. The PWM cycle and resolution are controlled by TC0M and TC0R registers. TC0 builds in buzzer function to output TC0/2 signal. TC0 supports auto-reload function. When TC0 timer overflow occurs, the TC0C will be reloaded from TC0R automatically. The TC0 builds in green mode wake-up function controlled by TC0GN bit. The main purposes of the TC0 timer are as following.


- **8-bit programmable up counting timer:** Generate time-out at specific time intervals based on the selected clock frequency.
- Interrupt function: TC0 timer function supports interrupt function. When TC0 timer occurs overflow, the TC0IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- Fvent Counter: The event counter function counts the external clock counts.
- **PWM output:** The PWM is duty/cycle programmable controlled by TC0rate, TC0R, ALOAD0 and TC0OUT registers.
- Buzzer output: The Buzzer output signal is 1/2 cycle of TC0 interval time.
- Green mode function: All TC0 functions (timer, PWM, Buzzer, event counter, auto-reload) keeps running in green mode. TC0 builds in green mode wake-up function when TC0 overflow occurs controlled by TC0GN bit.





#### **8.2.2 TC0 TIMER OPERATION**

TC0 timer is controlled by TC0ENB bit. When TC0ENB=0, TC0 timer stops. When TC0ENB=1, TC0 timer starts to count. Before enabling TC0 timer, setup TC0 timer's configurations to select timer function modes, e.g. basic timer, interrupt function...TC0C increases "1" by timer clock source. When TC0 overflow event occurs, TC0IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is TC0C count from full scale (0xFF) to zero scale (0x00). In difference function modes, TC0C value relates to operation. If TC0C value changing effects operation, the transition of operations would make timer function error. So TC0 builds in double buffer to avoid these situations happen. The double buffer concept is to flash TC0C during TC0 counting, to set the new value to TC0R (reload buffer), and the new value will be loaded from TC0R to TC0C after TC0 overflow occurrence automatically. In the next cycle, the TC0 timer runs under new conditions, and no any transitions occur. The auto-reload function is controlled by ALOAD0 bit in timer/counter mode, and enabled automatically in PWM mode as TC0 enables. If TC0 timer interrupt function is enabled (TC0IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after TC0 overflow occurrence. Clear TC0IRQ by program is necessary in interrupt procedure. TC0 timer can works in normal mode, slow mode and green mode. But in green mode, TC0 keep counting, set TC0IRQ and outputs PWM and buzzer, and wake-up system controlled by TC0GN bit.



TC0IRQ is cleared by program.

TC0 provides different clock sources to implement different applications and configurations. TC0 clock source includes Fcpu (instruction cycle), Fhosc (high speed oscillator) and external input pin (P0.0) controlled by TC0CKS and TC0X8 bits. TC0X8 bit selects the clock source is from Fcpu or Fhosc. If TC0X8=0, TC0 clock source is Fcpu through TC0rate[2:0] pre-scalar to decide Fcpu/2~Fcpu/256. If TC0X8=1, TC0 clock source is Fhosc through TC0rate[2:0] pre-scalar to decide Fhosc/1~Fhosc/128. TC0CKS bit controls the clock source is external input pin or controlled by TC0X8 bit. If TC0CKS=0, TC0 clock source is selected by TC0X8 bit. If TC0CKS=1, TC0 clock source is external input pin that means to enable event counter function. TC0rate[2:0] pre-scalar is unless when TC0CKS=1 condition. TC0 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

	TC0X8	TC0rate[2:0]	TC0 Clock	TC0 Interval Time			
TC0CKS				Fhosc=16MHz,		Fhosc=4MHz,	
				Fcpu=Fhosc/4		Fcpu=Fhosc/4	
				max. (ms)	Unit (us)	max. (ms)	Unit (us)
	0	000b	Fcpu/256	16.384	64	65.536	256
	0	001b	Fcpu/128	8.192	32	32.768	128
	0	010b	Fcpu/64	4.096	16	16.384	64
	0	011b	Fcpu/32	2.048	8	8.192	32
	0	100b	Fcpu/16	1.024	4	4.096	16
	0	101b	Fcpu/8	0.512	2	2.048	8
	0	110b	Fcpu/4	0.256	1	1.024	4
	0	111b	Fcpu/2	0.128	0.5	0.512	2
0	1	000b	Fhosc/128	2.048	8	8.192	32
	1	001b	Fhosc/64	1.024	4	4.096	16
	1	010b	Fhosc/32	0.512	2	2.048	8
	1	011b	Fhosc/16	0.256	1	1.024	4
	1	100b	Fhosc/8	0.128	0.5	0.512	2
	1	101b	Fhosc/4	0.064	0.25	0.256	1
	1	110b	Fhosc/2	0.032	0.125	0.128	0.5
	1	111b	Fhosc/1	0.016	0.0625	0.064	0.25



#### 8.2.3 TCOM MODE REGISTER

TC0M is TC0 timer mode control register to configure TC0 operating mode including TC0 pre-scaler, clock source, PWM function...These configurations must be setup completely before enabling TC0 timer.

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **PWM0OUT:** PWM output control bit.

0 = Disable PWM output function, and P5.4 is GPIO mode.

1 = Enable PWM output function, and P5.4 outputs PWM signal. PWM duty controlled by TC0OUT, ALOAD0 bits.

Bit 1 TC0OUT: TC0 time out toggle signal output control bit. Only valid when PWM0OUT = 0.

0 = Disable buzzer output function, and P5.4 is GPIO mode.

1 = Enable buzzer function, and P5.4 outputs TC0/2 buzzer signal.

Bit 2 ALOAD0: Auto-reload control bit. Only valid when PWM0OUT = 0.

0 = Disable TC0 auto-reload function.

1 = Enable TC0 auto-reload function.

Bit 3 TC0CKS: TC0 clock source select bit.

0 = Internal clock (Fcpu and Fhosc controlled by TC0X8 bit).

1 = External input pin (P0.0/INT0) and enable event counter function. TC0rate[2:0] bits are useless.

Bit [6:4] TC0RATE[2:0]: TC0 internal clock select bits.

TC0RATE [2:0]	TC0X8 = 0	TC0X8 = 1
000	Fcpu / 256	Fhosc / 128
001	Fcpu / 128	Fhosc / 64
010	Fcpu / 64	Fhosc / 32
011	Fcpu / 32	Fhosc / 16
100	Fcpu / 16	Fhosc / 8
101	Fcpu / 8	Fhosc / 4
110	Fcpu / 4	Fhosc / 2
111	Fcpu / 2	Fhosc / 1

Bit 7 **TC0ENB:** TC0 counter control bit.

0 = Disable TC0 timer.

1 = Enable TC0 timer.

Note: When TC0CKS=1, TC0 became an external event counter and TC0RATE is useless. No more P0.0 interrupt request will be raised. (P0.0IRQ will be always 0).



#### 8.2.4 TC0X8, TC0GN FLAGS

TC0 clock source selection and green mode wake-up function are controlled by T0M.

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	-	-	-	-	TC1X8	TC0X8	TC0GN	-
Read/Write	-	-	-	-	R/W	R/W	R/W	-
After reset	-	-	ı	ı	0	0	0	-

Bit 1 **TC0GN:** TC0 green mode wake-up function control bit.

0 =Disable TC0 green mode wake-up function.

1 = Enable TC0 green mode wake-up function.

Bit 2 **TC0X8:** TC0 internal clock source control bit.

0 = TC0 internal clock source is Fcpu. TC0RATE is from Fcpu/2~Fcpu/256.

1 = TC0 internal clock source is Fhosc. TC0RATE is from Fhosc/1~Fhosc/128.

▶ Note: Under TC0 event counter mode (TC0CKS=1), TC0X8 bit and TC0RATE are useless.

#### 8.2.5 TC0C COUNTING REGISTER

TC0C is TC0 8-bit counter. When TC0C overflow occurs, the TC0IRQ flag is set as "1" and cleared by program. The TC0C decides TC0 interval time through below equation to calculate a correct value. It is necessary to write the correct value to TC0C register and TC0R register, and then enable TC0 timer. After TC0 overflow occurs, the TC0C register is loaded a correct value from TC0R register automatically, not program.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = N - (TC0 interrupt interval time \* input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fhosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	TC0X8	PWM0	ALOAD0	TC0OUT	N	TC0C valid value	TC0C value binary type	Remark
	0	0	Х	Х	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	0	1	0	0	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	(Fcpu/2~	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	Fcpu/256)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
0	1 cpu/230)	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
U		0	Х	Х	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	(Fhosc/1~	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	Fhosc/128)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
		1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
1	-	-	-	-	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count



#### 8.2.6 TCOR AUTO-LOAD REGISTER

TC0 timer builds in auto-reload function, and TC0R register stores reload data. When TC0C overflow occurs, TC0C register is loaded data from TC0R register automatically. Under TC0 timer counting status, to modify TC0 interval time is to modify TC0R register, not TC0C register. New TC0C data of TC0 interval time will be updated after TC0 timer overflow occurrence, TC0R loads new value to TC0C register. But at the first time to setup TC0M, TC0C and TC0R must be set the same value before enabling TC0 timer. TC0 is double buffer design. If new TC0R value is set by program, the new value is stored in 1<sup>st</sup> buffer. Until TC0 overflow occurs, the new value moves to real TC0R buffer. This way can avoid any transitional condition to effect the correctness of TC0 interval time and PWM output signal.

Note: Under PWM mode, auto-load is enabled automatically. The ALOAD0 bit is selecting overflow boundary.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC0R initial value is as following.

TCOR initial value = N - (TCO interrupt interval time \* input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fhosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	TC0X8	PWM0	ALOAD0	TC0OUT	N	TC0R valid value	TC0R value binary type	
		0	Х	Х	256	0x00~0xFF	00000000b~1111111b	
	0	1	0	0	256	0x00~0xFF	00000000b~1111111b	
	/Ecou/2	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	
	(Fcpu/256)	(FCpu/2~ Fcpu/256)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
0	1 cpu/230)	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	
U		0	Х	Х	256	0x00~0xFF	00000000b~1111111b	
	1	1	0	0	256	0x00~0xFF	00000000b~1111111b	
	(Fhosc/1~	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	
	Fhosc/128)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	
			1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	
1	-	-	-	-	256	0x00~0xFF	00000000b~1111111b	


Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0, TC0X8=0) and no PWM output (PWM0=0). High clock is external 4MHz. Fcpu=Fhosc/4. Select TC0RATE=010 (Fcpu/64).

TCOR initial value = N - (TC0 interrupt interval time \* input clock)  
= 
$$256 - (10ms * 4MHz / 4 / 64)$$
  
=  $256 - (10-2 * 4 * 106 / 4 / 64)$   
=  $100$   
=  $64H$ 



#### 8.2.7 TC0 EVENT COUNTER FUNCTION


TC0 event counter is set the TC0 clock source from external input pin (P0.0). When TC0CKS=1, TC0 clock source is switch to external input pin (P0.0). TC0 event counter trigger direction is falling edge. When one falling edge occurs, TC0C will up one count. When TC0C counts from 0xFF to 0x00, TC0 triggers overflow event. The external event counter input pin's wake-up function of GPIO mode is disabled when TC0 event counter function enabled to avoid event counter signal trigger system wake-up and not keep in power saving mode. The external event counter input pin's external interrupt function is also disabled when TC0 event counter function enabled, and the P00IRQ bit keeps "0" status. The event counter usually is used to measure external continuous signal rate, e.g. continuous pulse, R/C type oscillating signal...These signal phase don't synchronize with MCU's main clock. Use TC0 event to measure it and calculate the signal rate in program for different applications.



TC0IRQ is cleared by program.


### 8.2.8 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC0OUT) is from TC0 timer/counter frequency output function. By setting the TC0 clock frequency, the clock signal is output to P5.4 and the P5.4 general purpose I/O function is auto-disable. The TC0OUT frequency is divided by 2 from TC0 interval time. TC0OUT frequency is 1/2 TC0 frequency. The TC0 clock has many combinations and easily to make difference frequency. The TC0OUT frequency waveform is as following.



When buzzer outputs, TC0IRQ still actives as TC0 overflows, and TC0 interrupt function actives as TC0IEN = 1. But strongly recommend be careful to use buzzer and TC0 timer together, and make sure both functions work well. The buzzer output pin is shared with GPIO and switch to output buzzer signal as TC0OUT=1 automatically. If TC0OUT bit is cleared to disable buzzer signal, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC0ENB bit.






Example: Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external high-speed clock Fhosc is 4MHz. the instruction cycle Fcpu is Fhosc/4. The TC0OUT frequency is 0.5KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 1KHz. The TC0 clock source is from external oscillator clock. TC0 rate is Fcpu/8. The TC0RATE2~TC0RATE1 = 101. TC0C = TC0R = 131.

MOV B0MOV	A,#01010000B TC0M,A	; Set the TC0 rate to Fcpu/8
MOV B0MOV B0MOV	A,#131 TC0C,A TC0R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC0OUT FALOAD0 FTC0ENB	; Enable TC0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 auto-reload function ; Enable TC0 timer

Note: Buzzer output is enable, and "PWM0OUT" must be "0".

### 8.2.9 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC0 timer enables and PWM0OUT bit sets as "1" (enable PWM outputs), the PWM output pin outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC0RATE, ALOADO, TC0OUT bits control the cycle of PWM, and TC0R decides the duty (high pulse width length) of PWM. TC0C initial value must be set to zero when TC0 timer enables. When TC0C count is equal to TC0R, the PWM high pulse finishes and exchanges to low level. When TC0 overflows, one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC0C loaded from TC0R.







The PWM builds in four programmable resolution (1/256, 4/64, 4/32, 4/16) controlled by ALOAD0 and TC0OUT bits as PWM0OUT = 1.

PWM0	ALOAD0	TC0OUT	PWM Resolution	TC0R valid value	TC0R value binary type	
1	0	0	256	0x00~0xFF	00000000b~1111111b	
1	0	1	64	0x00~0x3F	xx000000b~xx111111b	
1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	
1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	

TCOR controls the high pulse width of PWM for PWM's duty. When TCOC = TCOR, PWM output exchanges to low status. When PWM outputs, TCOIRQ still actives as TCO overflows, and TCO interrupt function actives as TCOIEN = 1. TCO interrupt interval time is equal to PWM's cycle in PWM mode. That means TCO interrupt period has four resolution following ALOALO and TCOOUT values. But strongly recommend be careful to use PWM and TCO timer together, and make sure both functions work well.



The PWM output pin is shared with GPIO and switch to output PWM signal as PWM0OUT=1 automatically. If PWM0OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC0ENB bit.





#### 8.2.10 TC0 TIMER OPERATION EXPLAME

TC0 TIMER CONFIGURATION:

; Reset TC0 timer.

MOV A, #0x00 ; Clear TC0M register.

B0MOV TC0M, A

; Set TC0 rate and auto-reload function.

MOV A, #0nnn0000b ; TC0rate[2:0] bits.

BOMOV TCOM, A BOBSET FALOADO

; Set TC0C and TC0R register for TC0 Interval time.

MOV A, #value ; TC0C must be equal to TC0R.

BOMOV TCOC, A BOMOV TCOR, A

; Clear TC0IRQ

B0BCLR FTC0IRQ

; Select TC0 Fcpu / Fhosc internal clock source .

B0BCLR FTC0X8 ; Select TC0 Fcpu internal clock source.

or

B0BSET FTC0X8 ; Select TC0 Fhosc internal clock source.

; Enable TC0 timer and interrupt function.

B0BSET FTC0IEN ; Enable TC0 interrupt function.

B0BSET FTC0ENB ; Enable TC0 timer.

• TC0 EVENT COUNTER CONFIGURATION:

; Reset TC0 timer.

MOV A, #0x00 ; Clear TC0M register.

B0MOV TC0M, A

; Set TC0 auto-reload function.

B0BSET FALOAD0

; Enable TC0 event counter.

BOBSET FTC0CKS ; Set TC0 clock source from external input pin (P0.0).

; Set TC0C and TC0R register for TC0 Interval time.

MOV A, #value ; TC0C must be equal to TC0R.

BOMOV TCOC, A BOMOV TCOR, A

; Clear TC0IRQ

B0BCLR FTC0IRQ

; Enable TC0 timer and interrupt function.

BOBSET FTC0IEN ; Enable TC0 interrupt function.

BOBSET FTC0ENB ; Enable TC0 timer.



#### TC0 BUZZER OUTPUT CONFIGURATION:

; Reset TC0 timer.

MOV A, #0x00 ; Clear TC0M register.

**B0MOV** TCOM, A

; Set TC0 rate and auto-reload function.

MOV A, #0nnn0000b ; TC0rate[2:0] bits.

**B0MOV** TCOM, A **BOBSET** FALOAD0

; Set TC0C and TC0R register for TC0 Interval time.

MOV A, #value ; TC0C must be equal to TC0R.

**B0MOV** TC0C, A **B0MOV** TCOR, A

; Enable TC0 timer and buzzer output function.

**B0BSET FTC0ENB** ; Enable TC0 timer.

**B0BSET** FTC0OUT ; Enable TC0 buzzer output function.

TC0 PWM CONFIGURATION:

; Reset TC0 timer.

MOV A. #0x00 ; Clear TC0M register.

**B0MOV** TCOM, A

; Set TC0 rate for PWM cycle.

A, #0nnn0000b MOV ; TC0rate[2:0] bits.

**B0MOV** TCOM, A

; Set PWM resolution.

MOV A, #00000nn0b ; ALOAD0 and TC0OUT bits.

OR TCOM, A

; Set TC0R register for PWM duty.

MOV A, #value **B0MOV** TCOR, A

; Clear TC0C as initial value.

CLR TC0C

; Enable PWM and TC0 timer.

; Enable TC0 timer. **B0BSET FTC0ENB BOBSET** FPWM0OUT ; Enable PWM.

Set TC0 green mode wake-up function.

**BOBSET** FTC0GN ; Enable TC0 green mode wake-up function.

Note: TC0X8 is useless in TC0 external clock source mode.




## 8.3 TIMER/COUNTER 1 (TC1)

#### 8.3.1 OVERVIEW

The TC1 timer is an 8-bit binary up timer with basic timer, event counter, PWM and buzzer functions. The basic timer function supports flag indicator (TC1IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through TC1M, TC1C, TC1R registers. The event counter is changing TC1 clock source from system clock (Fcpu/Fhosc) to external clock like signal (e.g. continuous pulse, R/C type oscillating signal...). TC1 becomes a counter to count external clock number to implement measure application. TC1 builds in duty/cycle programmable PWM. The PWM cycle and resolution are controlled by TC1M and TC1R registers. TC1 builds in buzzer function to output TC1/2 signal. TC1 supports auto-reload function. When TC1 timer overflow occurs, the TC1C will be reloaded from TC1R automatically. The main purposes of the TC1 timer are as following.


- **8-bit programmable up counting timer:** Generate time-out at specific time intervals based on the selected clock frequency.
- Interrupt function: TC1 timer function supports interrupt function. When TC1 timer occurs overflow, the TC1IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- **Event Counter:** The event counter function counts the external clock counts.
- **PWM output:** The PWM is duty/cycle programmable controlled by TC1rate, TC1R, ALOAD1 and TC1OUT registers.
- Buzzer output: The Buzzer output signal is 1/2 cycle of TC1 interval time.
- Green mode function: All TC1 functions (timer, PWM, Buzzer, event counter, auto-reload) keeps running in green mode and no wake-up function.





#### 8.3.2 TC1 TIMER OPERATION

TC1 timer is controlled by TC1ENB bit. When TC1ENB=0, TC1 timer stops. When TC1ENB=1, TC1 timer starts to count. Before enabling TC1 timer, setup TC1 timer's configurations to select timer function modes, e.g. basic timer, interrupt function...TC1C increases "1" by timer clock source. When TC1 overflow event occurs, TC1IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is TC1C count from full scale (0xFF) to zero scale (0x00). In difference function modes, TC1C value relates to operation. If TC1C value changing effects operation, the transition of operations would make timer function error. So TC1 builds in double buffer to avoid these situations happen. The double buffer concept is to flash TC1C during TC1 counting, to set the new value to TC1R (reload buffer), and the new value will be loaded from TC1R to TC1C after TC1 overflow occurrence automatically. In the next cycle, the TC1 timer runs under new conditions, and no any transitions occur. The auto-reload function is controlled by ALOAD1 bit in timer/counter mode, and enabled automatically in PWM mode as TC1 enables. If TC1 timer interrupt function is enabled (TC1IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after TC1 overflow occurrence. Clear TC1IRQ by program is necessary in interrupt procedure. TC1 timer can works in normal mode, slow mode and green mode. But in green mode, TC1 keep counting, set TC1IRQ and outputs PWM and buzzer, but can't wake-up system.



TC1IRQ is cleared by program.

TC1 provides different clock sources to implement different applications and configurations. TC1 clock source includes Fcpu (instruction cycle), Fhosc (high speed oscillator) and external input pin (P0.1) controlled by TC1CKS and TC1X8 bits. TC1X8 bit selects the clock source is from Fcpu or Fhosc. If TC1X8=0, TC1 clock source is Fcpu through TC1rate[2:0] pre-scalar to decide Fcpu/2~Fcpu/256. If TC1X8=1, TC1 clock source is Fhosc through TC1rate[2:0] pre-scalar to decide Fhosc/1~Fhosc/128. TC1CKS bit controls the clock source is external input pin or controlled by TC1X8 bit. If TC1CKS=0, TC1 clock source is selected by TC1X8 bit. If TC1CKS=1, TC1 clock source is external input pin that means to enable event counter function. TC1rate[2:0] pre-scalar is unless when TC1CKS=1 condition. TC1 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

					TC1 Inter	rval Time		
TC1CKS	TC1X8	TC1rate[2:0]	TC1 Clock	Fhosc=1	•	Fhosc=4MHz,		
TOTORS	ICIA	1011410[2:0]	TO TO GIOCK	Fcpu=Fl	Fcpu=Fhosc/4		Fcpu=Fhosc/4	
				max. (ms)	Unit (us)	max. (ms)	Unit (us)	
	0	000b	Fcpu/256	16.384	64	65.536	256	
	0	001b	Fcpu/128	8.192	32	32.768	128	
	0	010b	Fcpu/64	4.096	16	16.384	64	
	0	011b	Fcpu/32	2.048	8	8.192	32	
	0	100b	Fcpu/16	1.024	4	4.096	16	
	0	101b	Fcpu/8	0.512	2	2.048	8	
	0	110b	Fcpu/4	0.256	1	1.024	4	
0	0	111b	Fcpu/2	0.128	0.5	0.512	2	
U	1	000b	Fhosc/128	2.048	8	8.192	32	
	1	001b	Fhosc/64	1.024	4	4.096	16	
	1	010b	Fhosc/32	0.512	2	2.048	8	
	1	011b	Fhosc/16	0.256	1	1.024	4	
	1	100b	Fhosc/8	0.128	0.5	0.512	2	
	1	101b	Fhosc/4	0.064	0.25	0.256	1	
	1	110b	Fhosc/2	0.032	0.125	0.128	0.5	
	1	111b	Fhosc/1	0.016	0.0625	0.064	0.25	



#### 8.3.3 TC1M MODE REGISTER

TC1M is TC1 timer mode control register to configure TC1 operating mode including TC1 pre-scaler, clock source, PWM function...These configurations must be setup completely before enabling TC1 timer.

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC1OUT	PWM1OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **PWM1OUT:** PWM output control bit.

0 = Disable PWM output function, and P5.3 is GPIO mode.

1 = Enable PWM output function, and P5.3 outputs PWM signal. PWM duty controlled by TC1OUT, ALOAD1 bits.

Bit 1 TC1OUT: TC1 time out toggle signal output control bit. Only valid when PWM1OUT = 0.

0 = Disable buzzer output function, and P5.3 is GPIO mode.

1 = Enable buzzer function, and P5.3 outputs TC1/2 buzzer signal.

Bit 2 ALOAD1: Auto-reload control bit. Only valid when PWM1OUT = 0.

0 = Disable TC1 auto-reload function.

1 = Enable TC1 auto-reload function.

Bit 3 TC1CKS: TC1 clock source select bit.

0 = Internal clock (Fcpu and Fhosc controlled by TC1X8 bit).

1 = External input pin (P0.1/INT1) and enable event counter function. TC1rate[2:0] bits are useless.

Bit [6:4] TC1RATE[2:0]: TC1 internal clock select bits.

TC1RATE [2:0]	TC1X8 = 0	TC1X8 = 1
000	Fcpu / 256	Fhosc / 128
001	Fcpu / 128	Fhosc / 64
010	Fcpu / 64	Fhosc / 32
011	Fcpu / 32	Fhosc / 16
100	Fcpu / 16	Fhosc / 8
101	Fcpu / 8	Fhosc / 4
110	Fcpu / 4	Fhosc / 2
111	Fcpu / 2	Fhosc / 1

Bit 7 TC1ENB: TC1 counter control bit.

0 = Disable TC1 timer.

1 = Enable TC1 timer.

Note: When TC1CKS=1, TC1 became an external event counter and TC1RATE is useless. No more P0.1 interrupt request will be raised. (P0.1IRQ will be always 0).



#### 8.3.4 TC1X8 FLAG

TC1 clock source selection is controlled by T0M.

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	-	-	-	-	TC1X8	TC0X8	TC0GN	-
Read/Write	-	-	-	-	R/W	R/W	R/W	-
After reset	-	-	-	-	0	0	0	-

Bit 3 TC1X8: TC1 internal clock source control bit.

0 = TC1 internal clock source is Fcpu. TC1RATE is from Fcpu/2~Fcpu/256.

1 = TC1 internal clock source is Fhosc. TC1RATE is from Fhosc/1~Fhosc/128.

Note: Under TC1 event counter mode (TC1CKS=1), TC1X8 bit and TC1RATE are useless.

#### 8.3.5 TC1C COUNTING REGISTER

TC1C is TC1 8-bit counter. When TC1C overflow occurs, the TC1IRQ flag is set as "1" and cleared by program. The TC1C decides TC1 interval time through below equation to calculate a correct value. It is necessary to write the correct value to TC1C register and TC1R register, and then enable TC1 timer. After TC1 overflow occurs, the TC1C register is loaded a correct value from TC1R register automatically, not program.

0DDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC1C initial value is as following.

TC1C initial value = N - (TC1 interrupt interval time \* input clock)

N is TC1 overflow boundary number. TC1 timer overflow time has six types (TC1 timer, TC1 event counter, TC1 Fcpu clock source, TC1 Fhosc clock source, PWM mode and no PWM mode). These parameters decide TC1 overflow time and valid value as follow table.

TC1CKS	TC1X8	PWM1	ALOAD1	TC1OUT	N	TC1C valid value	TC1C value binary type	Remark
	0	0	Х	Х	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	U	1	0	0	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	(Fcpu/2~	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	Fcpu/256)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
0		1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
U		0	Х	Х	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	1	1	0	0	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	(Fhosc/1~	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	Fhosc/128)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
		1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
1	-	-	-	-	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count



#### 8.3.6 TC1R AUTO-LOAD REGISTER

TC1 timer builds in auto-reload function, and TC1R register stores reload data. When TC1C overflow occurs, TC1C register is loaded data from TC1R register automatically. Under TC1 timer counting status, to modify TC1 interval time is to modify TC1R register, not TC1C register. New TC1C data of TC1 interval time will be updated after TC1 timer overflow occurrence, TC1R loads new value to TC1C register. But at the first time to setup TC1M, TC1C and TC1R must be set the same value before enabling TC1 timer. TC1 is double buffer design. If new TC1R value is set by program, the new value is stored in 1<sup>st</sup> buffer. Until TC1 overflow occurs, the new value moves to real TC1R buffer. This way can avoid any transitional condition to effect the correctness of TC1 interval time and PWM output signal.

Note: Under PWM mode, auto-load is enabled automatically. The ALOAD1 bit is selecting overflow boundary.

0DEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC1R initial value is as following.

TC1R initial value = N - (TC1 interrupt interval time \* input clock)

N is TC1 overflow boundary number. TC1 timer overflow time has six types (TC1 timer, TC1 event counter, TC1 Fcpu clock source, TC1 Fhosc clock source, PWM mode and no PWM mode). These parameters decide TC1 overflow time and valid value as follow table.


TC1CKS	TC1X8	PWM1	ALOAD1	TC10UT	N	TC1R valid value	TC1R value binary type
		0	Х	Х	256	0x00~0xFF	00000000b~1111111b
	0	1	0	0	256	0x00~0xFF	00000000b~1111111b
	(Fopu/2	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	(Fcpu/2~ Fcpu/256)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
0		1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
U		0	Х	Х	256	0x00~0xFF	00000000b~1111111b
	1	1	0	0	256	0x00~0xFF	00000000b~1111111b
	(Fhosc/1~	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	Fhosc/128)	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
		1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
1	-	ı	-	-	256	0x00~0xFF	00000000b~1111111b

Example: To set 10ms interval time for TC1 interrupt. TC1 clock source is Fcpu (TC1KS=0, TC1X8=0) and no PWM output (PWM1=0). High clock is external 4MHz. Fcpu=Fhosc/4. Select TC1RATE=010 (Fcpu/64).




#### 8.3.7 TC1 EVENT COUNTER FUNCTION

TC1 event counter is set the TC1 clock source from external input pin (P0.1). When TC1CKS=1, TC1 clock source is switch to external input pin (P0.1). TC1 event counter trigger direction is falling edge. When one falling edge occurs, TC1C will up one count. When TC1C counts from 0xFF to 0x00, TC1 triggers overflow event. The external event counter input pin's wake-up function of GPIO mode is disabled when TC1 event counter function enabled to avoid event counter signal trigger system wake-up and not keep in power saving mode. The external event counter input pin's external interrupt function is also disabled when TC1 event counter function enabled, and the P01IRQ bit keeps "0" status. The event counter usually is used to measure external continuous signal rate, e.g. continuous pulse, R/C type oscillating signal...These signal phase don't synchronize with MCU's main clock. Use TC1 event to measure it and calculate the signal rate in program for different applications.




## 8.3.8 TC1 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC1OUT) is from TC1 timer/counter frequency output function. By setting the TC1 clock frequency, the clock signal is output to P5.3 and the P5.3 general purpose I/O function is auto-disable. The TC1OUT frequency is divided by 2 from TC1 interval time. TC1OUT frequency is 1/2 TC1 frequency. The TC1 clock has many combinations and easily to make difference frequency. The TC1OUT frequency waveform is as following.



When buzzer outputs, TC1IRQ still actives as TC1 overflows, and TC1 interrupt function actives as TC1IEN = 1. But strongly recommend be careful to use buzzer and TC1 timer together, and make sure both functions work well. The buzzer output pin is shared with GPIO and switch to output buzzer signal as TC1OUT=1 automatically. If TC1OUT bit is cleared to disable buzzer signal, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC1ENB bit.






Example: Setup TC10UT output from TC1 to TC10UT (P5.3). The external high-speed clock Fhosc is 4MHz. the instruction cycle Fcpu is Fhosc/4. The TC10UT frequency is 0.5KHz. Because the TC10UT signal is divided by 2, set the TC1 clock to 1KHz. The TC1 clock source is from external oscillator clock. TC1 rate is Fcpu/8. The TC1RATE2~TC1RATE1 = 101. TC1C = TC1R = 131.

MOV B0MOV	A,#01010000B TC1M,A	; Set the TC1 rate to Fcpu/8
MOV B0MOV B0MOV	A,#131 TC1C,A TC1R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC1OUT FALOAD1 FTC1ENB	; Enable TC1 output to P5.3 and disable P5.3 I/O function ; Enable TC1 auto-reload function ; Enable TC1 timer

Note: Buzzer output is enable, and "PWM1OUT" must be "0".

## 8.3.9 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC1 timer enables and PWM1OUT bit sets as "1" (enable PWM output), the PWM output pin outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC1RATE, ALOAD1, TC1OUT bits control the cycle of PWM, and TC1R decides the duty (high pulse width length) of PWM. TC1C initial value must be set to zero when TC1 timer enables. When TC1C count is equal to TC1R, the PWM high pulse finishes and exchanges to low level. When TC1 overflows, one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC1C loaded from TC1R.







The PWM builds in four programmable resolution (1/256, 4/64, 4/32, 4/16) controlled by ALOAD1 and TC1OUT bits as PWM1OUT = 1.

	PWM1	ALOAD1	TC1OUT	PWM Resolution	TC1R valid value	TC1R value binary type
I	1	0	0	256	0x00~0xFF	00000000b~1111111b
I	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
I	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
I	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b

TC1R controls the high pulse width of PWM for PWM's duty. When TC1C = TC1R, PWM output exchanges to low status. When PWM outputs, TC1IRQ still actives as TC1 overflows, and TC1 interrupt function actives as TC1IEN = 1. TC1 interrupt interval time is equal to PWM's cycle in PWM mode. That means TC1 interrupt period has four resolution following ALOAL1 and TC1OUT values. But strongly recommend be careful to use PWM and TC1 timer together, and make sure both functions work well.



The PWM output pin is shared with GPIO and switch to output PWM signal as PWM1OUT=1 automatically. If PWM1OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC1ENB bit.





#### 8.3.10 TC1 TIMER OPERATION EXPLAME

TC1 TIMER CONFIGURATION:

; Reset TC1 timer.

MOV A, #0x00 ; Clear TC1M register.

B0MOV TC1M, A

; Set TC1 rate and auto-reload function.

MOV A, #0**nnn**0000b

BOMOV TC1M, A BOBSET FALOAD1

; Set TC1C and TC1R register for TC1 Interval time.

MOV A, #value ; TC1C must be equal to TC1R.

B0MOV TC1C, A B0MOV TC1R, A

; Clear TC1IRQ

B0BCLR FTC1IRQ

; Select TC1 Fcpu / Fhosc internal clock source .

B0BCLR FTC1X8 ; Select TC1 Fcpu internal clock source.

or

B0BSET FTC1X8 ; Select TC1 Fhosc internal clock source.

; TC1rate[2:0] bits.

; Enable TC1 timer and interrupt function.

B0BSET FTC1IEN ; Enable TC1 interrupt function.

BOBSET FTC1ENB ; Enable TC1 timer.

• TC1 EVENT COUNTER CONFIGURATION:

; Reset TC1 timer.

MOV A, #0x00 ; Clear TC1M register.

B0MOV TC1M, A

; Set TC1 auto-reload function.

B0BSET FALOAD1

; Enable TC1 event counter.

B0BSET FTC1CKS ; Set TC1 clock source from external input pin (P0.1).

; Set TC1C and TC1R register for TC1 Interval time.

MOV A, #value ; TC1C must be equal to TC1R.

BOMOV TC1C, A BOMOV TC1R, A

; Clear TC1IRQ

B0BCLR FTC1IRQ

; Enable TC1 timer and interrupt function.

BOBSET FTC1IEN ; Enable TC1 interrupt function.

BOBSET FTC1ENB ; Enable TC1 timer.



#### • TC1 BUZZER OUTPUT CONFIGURATION:

; Reset TC1 timer.

MOV A, #0x00 ; Clear TC1M register.

B0MOV TC1M, A

; Set TC1 rate and auto-reload function.

MOV A, #0nnn0000b ; TC1rate[2:0] bits.

BOMOV TC1M, A BOBSET FALOAD1

; Set TC1C and TC1R register for TC1 Interval time.

MOV A, #value ; TC1C must be equal to TC1R.

B0MOV TC1C, A B0MOV TC1R, A

; Enable TC1 timer and buzzer output function.

B0BSET FTC1ENB ; Enable TC1 timer.

B0BSET FTC1OUT ; Enable TC1 buzzer output function.

TC1 PWM CONFIGURATION:

; Reset TC1 timer.

MOV A, #0x00 ; Clear TC1M register.

B0MOV TC1M, A

; Set TC1 rate for PWM cycle.

MOV A, #0**nnn**0000b ; TC1rate[2:0] bits.

B0MOV TC1M, A

; Set PWM resolution.

MOV A, #00000**nn**0b ; ALOAD1 and TC1OUT bits.

OR TC1M, A

; Set TC1R register for PWM duty.

MOV A, **#value** B0MOV TC1R, A

; Clear TC1C as initial value.

CLR TC1C

; Enable PWM and TC1 timer.

BOBSET FTC1ENB ; Enable TC1 timer. BOBSET FPWM1OUT ; Enable PWM.

Note: TC1X8 is useless in TC1 external clock source mode.




9

# 5+1 CHANNEL ANALOG TO DIGITAL CONVERTER

#### 9.1 OVERVIEW

The analog to digital converter (ADC) is SAR structure with 6-input sources and 4096-step resolution to transfer analog signal into 12-bits digital data. Use CHS[2:0] bits to select analog signal input pin (AIN pin), internal 1/4\*Vdd voltage source, and GCHS bit enables global ADC channel, the analog signal inputs to the SAR ADC. The ADC resolution is 12-bit resolutions. The ADC converting rate can be selected by ADCKS[1:0] bits to decide ADC converting time. The ADC reference high voltage includes two sources. One is internal multi-level source including Vdd, 4V, 3V, 2V (EVHENB=0), and the other one is external reference voltage input pin from P4.0 pin (EVHENB=1). The ADC also builds in P4CON register to set pure analog input pin. It is necessary to set P4 as input mode with pull-up resistor by program. After setup ADENB and ADS bits, the ADC starts to convert analog signal to digital data. When the conversion is complete, the ADC circuit will set EOC and ADCIRQ bits to "1" and the digital data outputs in ADB and ADR registers. If the ADCIEN = 1, the ADC interrupt request occurs and executes interrupt service routine when ADCIRQ = 1 after ADC converting.



- \* Note:
  - 1. Set ADC input pin I/O direction as input mode without pull-up resistor.
  - 2. Disable ADC (set ADENB = "0") before enter power down (sleep) mode to save power consumption.
  - 3. Set related bit of P4CON register to avoid extra power consumption in power down mode.
  - 4. Delay 100uS after enable ADC (set ADENB = "1") to wait ADC circuit ready for conversion.



### 9.2 ADC MODE REGISTER

ADM is ADC mode control register to configure ADC configurations including ADC start, ADC channel selection, ADC high reference voltage source and ADC processing indicator...These configurations must be setup completely before starting ADC converting.

0B1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	GCHS	-	CHS2	CHS1	CHS0
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit 7 ADENB: ADC control bit. In power saving mode, disable ADC to reduce power consumption.

0 = Disable ADC function.

1 = Enable ADC function.

Bit 6 ADS: ADC start control bit. ADS bit is cleared after ADC processing automatically.

0 = ADC converting stops.

1 = Start to execute ADC converting.

Bit 5 **EOC:** ADC status bit.

0 = ADC progressing.

1 = End of converting and reset ADS bit.

Bit 4 GCHS: ADC global channel select bit.

0 = Disable AIN channel. 1 = Enable AIN channel.

Bit [2:0] CHS[2:0]: ADC input channel select bit.

000 = AIN0, 001 = AIN1, 010 = AIN2, 011 = AIN3, 100 = AIN4, 101 = AIN5

The AIN5 is internal 1/4\*VDD input channel. There is no any input pin from outside. AIN5 can be a good battery detector for battery system. To select appropriate internal VREFH level and compare value, a high performance and cheaper low battery detector is built in the system.

ADR register includes ADC mode control and ADC low-nibble data buffer. ADC configurations including ADC clock rate

and ADC resolution. These configurations must be setup completely before starting ADC converting.

OB3H Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1

0B3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADR		ADCKS1	-	ADCKS0	ADB3	ADB2	ADB1	ADB0
Read/Write	-	R/W	-	R/W	R	R	R	R
After reset	-	0	-	0	-	-	-	-

#### Bit 6,4 ADCKS [1:0]: ADC's clock source select bit.

ADCKS1	ADCKS0	ADC Clock Source
0	0	Fcpu/16
0	1	Fcpu/8
1	0	Fcpu/1
1	1	Fcpu/2



#### 9.3 ADC DATA BUFFER REGISTERS

ADC data buffer is 12-bit length to store ADC converter result. The high byte is ADB register, and the low-nibble is ADR[3:0] bits. The ADB register is only 8-bit register including bit 4~bit11 ADC data. To combine ADB register and the low-nibble of ADR will get full 12-bit ADC data buffer. The ADC data buffer is a read-only register and the initial status is unknown after system reset.

- ADB[11:4]: In 8-bit ADC mode, the ADC data is stored in ADB register.
- ADB[11:0]: In 12-bit ADC mode, the ADC data is stored in ADB and ADR registers.

0B2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADB	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4
Read/Write	R	R	R	R	R	R	R	R
After reset	-	-	-	-	-	-	-	-

#### Bit[7:0] ADB[7:0]: 8-bit ADC data buffer and the high-byte data buffer of 12-bit ADC.

0B3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADR	-	ADCKS1	ADLEN	ADCKS0	ADB3	ADB2	ADB1	ADB0
Read/Write	-	R/W	R/W	R/W	R	R	R	R
After reset	-	0	0	0	-	-	-	-

#### Bit [3:0] ADB [3:0]: 12-bit low-nibble ADC data buffer.

#### The AIN input voltage v.s. ADB output data

AIN n	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
0/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	0
1/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	1
			-			-	-					
4094/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	0
4095/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	1

For different applications, users maybe need more than 8-bit resolution but less than 12-bit. To process the ADB and ADR data can make the job well. First, the ADC resolution must be set 12-bit mode and then to execute ADC converter routine. Then delete the LSB of ADC data and get the new resolution result. The table is as following.

ADC Resolution				ΑI	)B				ADR			
ADC Resolution	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
8-bit	0	0	0	0	0	0	0	0	Х	Х	Х	Х
9-bit	0	0	0	0	0	0	0	0	0	Х	Х	Х
10-bit	0	0	0	0	0	0	0	0	0	0	Х	Х
11-bit	0	0	0	0	0	0	0	0	0	0	0	Х
12-bit	0	0	0	0	0	0	0	0	0	0	0	0
O = Selected. X = Useles	ss.											

Note: The initial status of ADC data buffer including ADB register and ADR low-nibble after the system reset is unknown.



#### 9.4 ADC REFERENCE VOLTAGE REGISTER

ADC builds in five high reference voltage source controlled through VREFH register. There are one external voltage source and four internal voltage source (VDD, 4V, 3V, 2V). When EVHENB bit is "1", ADC reference voltage is external voltage source from P4.0. It is necessary to input a voltage to be ADC high reference voltage and not below 2V. If EVHENB bit is "0", ADC reference voltage is from internal voltage source selected by VHS[1:0] bits. If VHS[1:0] is "11", ADC reference voltage is VDD. If VHS[1:0] is "01", ADC reference voltage is 4V. If VHS[1:0] is "01", ADC reference voltage is 3V. If VHS[1:0] is "00", ADC reference voltage is 2V. The limitation of internal reference voltage application is VDD can't below each of internal voltage level, or the level is equal to VDD.

0AFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VREFH	EVHENB	-	-	-	ı	1	VHS1	VHS0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	0	0

Bit[1:0] VHS[1:0]: ADC internal reference high voltage select bits.

VHS1	VHS0	Internal VREFH Voltage
1	1	VDD
1	0	4.0V
0	1	3.0V
0	0	2.0V

Bit[7] **EVHENB:** ADC internal reference high voltage control bit.

0 = Enable ADC internal VREFH function, P4.0/AIN0/VREFH pin is P4.0/AIN0 pin.

1 = Disable ADC internal VREFH function, P4.0/AIN0/VREFH pin is external VREFH input pin.

#### 9.5 ADC OPERATION DESCRIPTION AND NOTIC

#### 9.5.1 ADC SIGNAL FORMAT

ADC sampling voltage range is limited by high/low reference voltage. The ADC low reference voltage is Vss and not changeable. The ADC high reference voltage includes internal Vdd/4V/3V/2V and external reference voltage source from P4.0/AVREFH pin controlled by EVHENB bit. If EVHENB=0, ADC reference voltage is from internal voltage source. If EVHENB=1, ADC reference voltage is from external voltage source (P4.0/AVREFH). ADC reference voltage range limitation is "(ADC high reference voltage – low reference voltage)  $\geq$  2V". ADC low reference voltage is Vss = 0V. So ADC high reference voltage range is 2V~Vdd. The range is ADC external high reference voltage range.

- ADC Internal Low Reference Voltage = 0V.
- ADC Internal High Reference Voltage = Vdd/4V/3V/2V. (EVHENB=0)
- ADC External High Reference Voltage = 2V~Vdd. (EVHENB=1)

ADC sampled input signal voltage must be from ADC low reference voltage to ADC high reference. If the ADC input signal voltage is over the range, the ADC converting result is error (full scale or zero).

● ADC Low Reference Voltage ≤ ADC Sampled Input Voltage ≤ ADC High Reference Voltage



#### 9.5.2 ADC CONVERTING TIME

The ADC converting time is from ADS=1 (Start to ADC convert) to EOC=1 (End of ADC convert). The converting time duration is depend on ADC resolution and ADC clock rate. 12-bit ADC's converting time is 1/(ADC clock /4)\*16 sec, and the 8-bit ADC converting time is 1/(ADC clock /4)\*12 sec. ADC clock source is Fcpu and includes Fcpu/1, Fcpu/2, Fcpu/8 and Fcpu/16 controlled by ADCKS[1:0] bits.

The ADC converting time affects ADC performance. If input high rate analog signal, it is necessary to select a high ADC converting rate. If the ADC converting time is slower than analog signal variation rate, the ADC result would be error. So to select a correct ADC clock rate and ADC resolution to decide a right ADC converting rate is very important.

#### 12-bit ADC conversion time = 1/(ADC clock rate/4)\*16 sec

	ADCKS1,	ADC Clock	Fcpu=	:4MHz	Fcpu=16MHz			
ADLEN	ADCKS1,	Rate	ADC Converting time	ADC Converting Rate	ADC Converting time	ADC Converting Rate		
	00	Fcpu/16	1/(4MHz/16/4)*16 = 256 us	3.906KHz	1/(16MHz/16/4)*16 = 64 us	15.625KHz		
4 (40 h;4)	01	Fcpu/8	1/(4MHz/8/4)*16 = 128 us	7.813KHz	1/(16MHz/8/4)*16 = 32 us	31.25KHz		
1 (12-bit)	10	Fcpu	1/(4MHz/4)*16 = 16 us	62.5KHz	1/(16MHz/4)*16 = 4 us	250KHz		
	11	Fcpu/2	1/(4MHz/2/4)*16 = 32 us	31.25KHz	1/(16MHz/2/4)*16 = 8 us	125KHz		

#### 8-bit ADC conversion time = 1/(ADC clock rate/4)\*12 sec

	ADCKS1,	ADC Clock	Fcpu=	4MHz	Fcpu=16MHz			
ADLEN	ADCKS1,	Rate	ADC Converting time	ADC Converting Rate	ADC Converting time	ADC Converting Rate		
	00	Fcpu/16	1/(4MHz/16/4)*12 = 192 us	5.208KHz	1/(16MHz/16/4)*12 = 48 us	20.833KHz		
0 (0 h;4)	01	Fcpu/8	1/(4MHz/8/4)*12 = 96 us	10.416KHz	1/(16MHz/8/4)*12 = 24 us	41.667KHz		
0 (8-bit)	10	Fcpu	1/(4MHz/4)*12 = 12 us	83.333KHz	1/(16MHz/4)*12 = 3 us	333.333KHz		
	11	Fcpu/2	1/(4MHz/2/4)*12 = 24 us	41.667KHz	1/(16MHz/2/4)*12 = 6 us	166.667KHz		



#### 9.5.3 ADC PIN CONFIGURATION

ADC input channels are shared with Port4. ADC channel selection is through CHS[2:0] bit. CHS[2:0] value points to the ADC input channel directly. CHS[2:0]=000 selects AIN0. CHS[2:0]=001 selects AIN1...... Only one pin of port4 can be configured as ADC input in the same time. The pins of Port4 configured as ADC input channel must be set input mode, disable internal pull-up and enable P4CON first by program. After selecting ADC input channel through CHS[2:0], set GCHS bit as "1" to enable ADC channel function.

- The GPIO mode of ADC input channels must be set as input mode.
- The internal pull-up resistor of ADC input channels must be disabled.
- P4CON bits of ADC input channel must be set.

The P4.0/AIN0 can be ADC external high reference voltage input pin when AVREFH=1. In the condition, P4.0 GPIO mode must be set as input mode and disable internal pull-up resistor.

- The GPIO mode of ADC external high reference voltage input pin must be set as input mode.
- The internal pull-up resistor of ADC external high reference voltage input pin must be disabled.

ADC input pins are shared with digital I/O pins. Connect an analog signal to COMS digital input pin, especially, the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to port4 will encounter above current leakage situation. P4CON is Port4 configuration register. Write "1" into P4CON [4:0] will configure related port 4 pin as pure analog input pin to avoid current leakage.

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4CON	-	-	-	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0
Read/Write	-	-	-	W	W	W	W	W
After reset	-	-	-	0	0	0	0	0

#### Bit[4:0] **P4CON[4:0]:** P4.n configuration control bits.

0 = P4.n can be an analog input (ADC input) or digital I/O pins.

1 = P4.n is pure analog input, can't be a digital I/O pin.



#### 9.6 ADC OPERATION EXAMLPE

ADC CONFIGURATION:

; Reset ADC.

CLR ADM ; Clear ADM register.

; Set ADC clock rate and ADC resolution.

MOV A, #0**nmn**0000b ; nn: ADCKS[1:0] for ADC clock rate. B0MOV ADR, A ; m: ADLEN for ADC reclution.

; Set ADC high reference voltage source.

BOBSET FEVHENB ; External reference voltage.

or

MOV A, #000000nnb ; Internal Vdd.

; "nn" select internal reference voltage level. ; 11 = VDD, 10 = 4V, 01 = 3V, 00 = 2V.

; Set ADC input channel configuration.

MOV A, #value1 ; Set P4CON for ADC input channel.

BOMOV P4CON, A MOV A, #value2

MOV A, #value2 ; Set ADC input channel as input mode.

BOMOV P4M, A MOV A, #value3

MOV A, **#value3** ; Disable ADC input channel's internal pull-up resistor. B0MOV P4UR, A

; Enable ADC.

BOBSET FADCENB

; Execute ADC 100us warm-up time delay loop.

CALL 100usDLY ; 100us delay loop.

; Select ADC input channel.

MOV A, #value ; Set CHS[2:0] for ADC input channel selection.

OR ADM, A

; Enable ADC input channel.

BOBSET FGCHS

; Enable ADC interrupt function.

BOBCLR FADCIRQ ; Clear ADC interrupt flag. BOBSET FADCIEN ; Enable ADC interrupt function.

; Start to execute ADC converting.

B0BSET FADS

#### \* Note:

- When ADENB is enabled, the system must be delay 100us to be the ADC warm-up time by program, and then set ADS to do ADC converting. The 100us delay time is necessary after ADENB setting (not ADS setting), or the ADC converting result would be error. Normally, the ADENB is set one time when the system under normal run condition, and do the delay time only one time.
- In power saving situation like power down mode and green mode, and not using ADC function, to disable ADC by program is necessary to reduce power consumption.



#### ADC CONVERTING OPERATION:

#### ; ADC Interrupt disable mode.

@@:

B0BTS1 FEOC ; Check ADC processing flag. JMP @B ; EOC=0: ADC is processing.

B0MOV A, ADB ; EOC=1: End of ADC processing. Process ADC result.

B0MOV BUF1,A MOV A, #00001111b AND A, ADR B0MOV BUF2,A

... ; End of processing ADC result.

CLR FEOC ; Clear ADC processing flag for next ADC converting.

; ADC Interrupt enable mode.

ORG 8 ; Interrupt vector.

INT\_SR: ; Interrupt service routine.

PUSH
B0BTS1 FADCIRQ ; Check ADC interrupt flag.

JMP EXIT\_INT ; ADCIRQ=0: Not ADC interrupt request.

B0MOV A, ADB ; ADCIRQ=1: End of ADC processing. Process ADC result.

B0MOV BUF1,A MOV A, #00001111b AND A, ADR B0MOV BUF2,A

. ; End of processing ADC result.

CLR FEOC ; Clear ADC processing flag for next ADC converting.

JMP INT\_EXIT

INT\_EXIT:


POP

RETI ; Exit interrupt service routine.

Note: ADS is cleared when the end of ADC converting automatically. EOC bit indicates ADC processing status immediately and is cleared when ADS = 1. Users needn't to clear it by program.



#### 9.7 ADC APPLICATION CIRCUIT



The analog signal is inputted to ADC input pin "AINn/P4.n". The ADC input signal must be through a 0.1uF capacitor "A". The 0.1uF capacitor is set between ADC input pin and VSS pin, and must be on the side of the ADC input pin as possible. Don't connect the capacitor's ground pin to ground plain directly, and must be through VSS pin. The capacitor can reduce the power noise effective coupled with the analog signal.

If the ADC high reference voltage is from external voltage source, the external high reference is connected to AVREFH pin (P4.0). The external high reference source must be through a 47uF "C" capacitor first, and then 0.1uF capacitor "B". These capacitors are set between AVREFH pin and VSS pin, and must be on the side of the AVREFH pin as possible. Don't connect the capacitor's ground pin to ground plain directly, and must be through VSS pin.



# 10 INSTRUCTION TABLE

Mov   A,M   A←M	Field	Mnome	nio	Dosarintian	С	DC	7	Cyclo
M         MOV         M.A. A. M. (Cank N)	rieia			Description	C	DC	Z	Cycle
O         BOMOV         A.M. A. ← M. (bank 0)					-	-		1
V         BOMOV         M.A.         M.Dank (0) - A.         1         -         -         1           BOMOV         M.I.         M L. * *M** only supports 0x80-0x87 registers (e.g. PFLAG,R,Y,Z,)         -         -         -         1         1         -         -         -         1         1         - <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>-</td> <td></td> <td></td>					1	-		
E   MOV   M.   M ←   1, "M" only supports 0x80-0x87 registers (e.g. PFLAG,R, Y, Z,)					-	-	√	
BBMOV MJ.   M.← I, 'M' only supports 0x80 - 0x87 registers (e.g. PFLAG,R,Y,Z)					-	-	-	
XCH	E			A ← I	-	-	-	
BOXCH   A,M   A ← →M (bank 0)   -     -     1+N     MOVC   R   A ← A ∈ M(HyZ)   -     -     -     -       ADC   AM   A ← A + M + C, if occur carry, then C=1, else C=0   N   V   V   1+N     ADC   AM   M ← A + M + C, if occur carry, then C=1, else C=0   N   V   V   1+N     ADD   AM   A ← A + M + C, if occur carry, then C=1, else C=0   N   V   V   V   1+N     BOADD   AM   A ← A + M + C, if occur carry, then C=1, else C=0   N   V   V   V   1+N     BOADD   AM   M ← A + M + M, if occur carry, then C=1, else C=0   N   V   V   V   N+N     BOADD   AM   M ← A + M + M, if occur carry, then C=1, else C=0   N   V   V   N+N     BOADD   AM   A ← A + M + C, if occur carry, then C=1, else C=0   N   V   V   N+N     BSC   AM   A ← A + M + C, if occur borrow, then C=0, else C=1   N   V   V   1+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - M + C, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0, else C=1   N   V   V   N+N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0, else C=1   N   V   V   N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0, else C=1   N   V   V   N     SUB   AM   A ← A - A - M   G, if occur borrow, then C=0,				M ← I, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)	-	-	-	-
MOVC					-	-	-	
ADC AM A ← A + M + C. if occur carry, then C=1, else C=0  A ADC MA M ← A + M + C. if occur carry, then C=1, else C=0  V V V V 1+N  ADD AM A ← A + M, if occur carry, then C=1, else C=0  V V V V 1-1  BOADD MA M (A ← A + M, if occur carry, then C=1, else C=0  V V V V 1-N  BOADD MA M (A A + M + M, if occur carry, then C=1, else C=0  V V V 1-N  BOADD MA M (A A + M + M, if occur carry, then C=1, else C=0  V V V 1-N  BOADD MA M (A A + M + M, if occur carry, then C=1, else C=0  V V V 1-N  BOADD MA M (A A + M + M, if occur carry, then C=1, else C=0  V V V 1-N  BOADD MA M (A A + M + M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M - M - C. if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  SIDE AM A ← A - M, if occur borrow, then C=0, else C=1  V V V 1-N  AND AM A ← A - A exprise A - M, if occur borrow, then C=0, else C=1  V V V 1-N  AND AM A ← A - A exprise A - A exp			A,M	$A \longleftrightarrow M \text{ (bank 0)}$	-	-	-	1+N
A DC         MA         M ← A + M. H C, if occur carry, then C=1, else C=0         √		MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
A ADC         M.A.         M.←. A. + M. + C., if occur carry, then C=1, else C=0         √		ADC	A,M	$A \leftarrow A + M + C$ , if occur carry, then C=1, else C=0	1	√		1
R         ADD         AM         A ← A + M, if occur carry, then C=1, else C=0         √ <td< td=""><td>Α</td><td>ADC</td><td>M,A</td><td></td><td>V</td><td>V</td><td>V</td><td>1+N</td></td<>	Α	ADC	M,A		V	V	V	1+N
ADD   MA   M ← A + M, if occur carry, then C=1, else C=0	R	ADD	A,M		V	V	V	1
T BOADD M.A M (Bank 0) ← M (bank 0) ← M (bank 0) + A, if occur carry, then C=1, else C=0			M.A		V	V		1+N
H ADD A.I A ← A + I. if occur carry, then C=1, else C=0	Т				V	Ż		
M SBC         AM         A ← A - M - A C, if occur borrow, then C=0, else C=1         √	н				V			
E SBC MA M ← A - M. /C, if occur borrow, then C=0, else C=1					V	,		
T         SUB         A.M         A ← A - M., if occur borrow, then C=0, else C=1         √					<u> </u>			
SUB   MA   M ← A − N, if occur borrow, then C=0, else C=1				· · · · · · · · · · · · · · · · · · ·				
C         SUB         A.J         A ← A - I, if occur borrow, then C=0, else C=1         √         1         IAND         A         A and M         -         -         √         √         √         √         √         √         √         1         IAND         A         A and M         -         -         √         √         √         √         1         1         N         0         A         M         A         A - A and M         -         -         √         1         1         N         0         A         1         A         A         0         -         √         1         1         N         1         1         N         1         1         N         1         1         N         1         1         N         1         1         N         1				. ,	<u>'</u>			
AND A.M A ← A and M  L AND M.A M. A ← A and M  O AND A.J. A ← A and I  O ROR A.M A ← A or M  O ROR M.A M. A ← A or M  OR M.A M.A ← RLC M  OR M.A M.A ←	1 ' 1			. , ,				
AND					÷			
O G         AND         A,I         A ← A and I					-			
G         OR         A,M         A ← A or M         √         1 + N           C         OR         A,I         A ← A or I         √         1 + N           C         OR         A,I         A ← A or I         √         1 + N           XOR         A,M         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         √         1 + N           XOR         A,I         A ← A xor M         1 + N           SWAP         M         A (b3-bo), b-0+M(b7-b4, b3-b0)         1 + N           O         RRCM         M         A ← RRC M         √ 1 + N           O         RRCM         M         A ← RRC					-			
CR   M,A   M ← A or M   C   C   C   C   C   C   C   C   C					-			
C         OR         A,I         A ← A or I	G	_			-			·
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ı				-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	С				-	-		
XOR			A,M		-	-	•	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$M \leftarrow A \text{ xor } M$	-	-		1+N
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-	$\sqrt{}$	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		SWAP	М	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	-	-	-	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Р	SWAPM	М		-	-	-	1+N
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R	RRC	М	A ← RRC M	V	-	-	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0				V	-	-	1+N
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	С				V	-	-	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	1+N
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					<u> </u>	-	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	_	
B0BCLR         M.b         M(bank 0).b ← 0         -         -         -         1.         1+N           B0BSET         M.b         M(bank 0).b ← 1         -         -         -         1+N           CMPRS         A,I         ZF,C ← A - I, If A = I, then skip next instruction         √         -         √         1+S           B         CMPRS         A,M         ZF,C ← A - M, If A = M, then skip next instruction         -         -         1+S           R         INCS         M         A ← M + 1, If M = 0, then skip next instruction         -         -         1+S           N         DECS         M         A ← M + 1, If M = 0, then skip next instruction         -         -         1+N+S           C         DECMS         M         A ← M - 1, If M = 0, then skip next instruction         -         -         1+N+S           C         DECMS         M         A ← M - 1, If M = 0, then skip next instruction         -         -         1+N+S           C         DECMS         M         M ← M - 1, If M = 0, then skip next instruction         -         -         1+N+S           BTS0         M.b         If M.b = 0, then skip next instruction         -         -         -         1+S           BOBTS1					-	-	_	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					<del>  _</del>	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				(**************************************	-	_	_	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							ا	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ь					-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					V	-	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					1	-	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					1	-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Н					-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					<u> </u>	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				<b>9</b>	<u> </u>	-		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			d		<u> </u>	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	М					-	-	
C POP To pop ACC and PFLAG (except NT0, NPD bit) from buffers. $$ $$ $$ 1 NOP No operation 1					-	-	-	2
NOP No operation 1					<u> </u>		-	1
	С							1
		NOP		No operation		_	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1. 2. If branch condition is true then "S = 1", otherwise "S = 0".



## 11 ELECTRICAL CHARACTERISTIC

## 11.1 ABSOLUTE MAXIMUM RATING

Supply voltage (Vdd)	- 0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
SN8P2711AP, SN8P2711AS, SN8P2711AX, SN8P27113AA	20°C ~ + 85°C
SN8P2711APD, SN8P2711ASD, SN8P2711AXD	
Storage ambient temperature (Tstor)	

## 11.2 ELECTRICAL CHARACTERISTIC

#### DC CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, Fosc = 4MHz, Fcpu=1MHz, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DESCI	RIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp = Vdo	d, 25 <i>°</i> C	2.4	5.0	5.5	V
Operating voltage	vaa	Normal mode, Vpp = Vdo		2.5	5.0	5.5	V
RAM Data Retention voltage	Vdr	, ,		1.5	-	-	V
*Vdd rise rate	Vpor	Vdd rise rate to ensure in	nternal power-on reset	0.05	-	-	V/ms
	ViL1	All input ports	•	Vss	-	0.3Vdd	V
Input Low Voltage	ViL2	Reset pin		Vss	-	0.2Vdd	V
	ViL3	P4 ADC shared pin.		Vss	0.5Vdd	-	V
	ViH1	All input ports		0.7Vdd	-	Vdd	V
Input High Voltage	ViH2	Reset pin		0.9Vdd	-	Vdd	V
	ViH3	P4 ADC shared pin.		-	0.5Vdd	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		-	-	2	uA
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V		100	200	300	ΚΩ
1/O port pull-up resistor	Rup	Vin = Vss , Vdd = 5V		50	100	150	1777
I/O port input leakage current	llekg	Pull-up resistor disable, \	/in = Vdd	-	-	2	uA
I/O output source current	IoH	Vop = Vdd - 0.5V		8	12	-	mA
sink current	loL	Vop = Vss + 0.5V		8	15	-	111/1
*INTn trigger pulse width	Tint0	INT0 interrupt request pulse width		2/fcpu	-	-	cycle
		Run Mode	Vdd= 5V, 4Mhz	-	2.5	5	mA
	ldd1	(No loading, Fcpu = Fosc/4)	Vdd= 3V, 4Mhz	-	1	2	mA
		Slow Mode	Vdd= 5V, 32Khz	-	20	40	uA
	ldd2	(Internal low RC, Stop high clock)	Vdd= 3V, 16Khz	-	5	10	uA
Supply Current			Vdd= 5V, 25°C	-	0.8	1.6	uA
(Disable ADC)	ldd3	Class Mada	Vdd= 3V, 25°C	-	0.7	1.4	uA
(Disable ADC)	1003	Sleep Mode	Vdd= 5V, -40°C~ 85°C	-	10	21	uA
			Vdd= 3V, -40°C~ 85°C	-	10	21	uA
		Green Mode	Vdd= 5V, 4Mhz	-	0.6	1.2	mA
	ldd4	(No loading,	Vdd= 3V, 4Mhz	-	0.25	0.5	mA
		Fcpu = Fosc/4	Vdd=5V, ILRC 32Khz	-	15	30	uA
		Watchdog Disable)	Vdd=3V, ILRC 16Khz,	-	3	6	uA
Internal High Oscillator Frag	Eibro	Internal Libra BC (ILIBC)	25℃, Vdd= 2.4V~5.5V, Fcpu = 1~16MHz	15.68	16	16.32	MHz
Internal High Oscillator Freq.	Fihrc	Internal Hihg RC (IHRC)	-40°C~85°C, Vdd= 2.4V~5.5V, Fcpu = 1~16MHz	15.2	16	16.8	MHz
	Vdet0	Low voltage reset level.		1.7	2.0	2.3	V
*LVD Voltage	Vdet1	Low voltage reset level. F Low voltage indicator lev		2.0	2.3	3	V
	Vdet2	Low voltage indicator lev	2.9	3.4	4.5	V	

<sup>&</sup>quot; \*" These parameters are for design reference, not tested.



#### \* ADC CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, Fosc = 4MHz, Fcpu=1MHz, ambient temperature is 25°C unless otherwise note.)


PARAMETER	SYM.	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
	Verf	External reference voltage, Vdd = 5.0V.	2V	-	Vdd	V
	Virf1	Internal VDD reference voltage, Vdd = 5V.	-	Vdd	-	V
VREFH input voltage	*Virf2	Internal 4V reference voltage, Vdd = 5V.	3.9	4	4.1	V
	*Virf3	Internal 3V reference voltage, Vdd = 5V.	2.9	3	3.1	V
	*Virf4	Internal 2V reference voltage, Vdd = 5V.	1.9	2	2.1	V
Internal reference supply power	*Vprf	Internal 4/3/2V reference voltage enable.	Virf+0.5	1	-	V
AIN0 ~ AIN5 input voltage	Vani	Vdd = 5.0V	0	ı	VREFH	V
ADC enable time	Tast	Ready to start convert after set ADENB = "1"	100	1	-	us
*ADC current consumption	1	Vdd=5.0V	-	0.6	-	mA
ADC current consumption	I <sub>ADC</sub>	Vdd=3.0V	-	0.4	-	mA
ADC Clock Frequency	_	VDD=5.0V	-	-	8M	Hz
ADC Clock Frequency	F <sub>ADCLK</sub>	VDD=3.0V	-	1	5M	Hz
ADC Conversion Cycle Time	F <sub>ADCYL</sub>	VDD=2.4V~5.5V	64	-	-	1/F <sub>ADCL</sub>
ADC Sampling Rate	г	VDD=5.0V	-	-	125	K/sec
(Set FADS=1 Frequency)	F <sub>ADSMP</sub>	VDD=3.0V	-	1	80	K/sec
	DNL1	VDD=5.0V , AVREFH=3.2V, F <sub>ADSMP</sub> =7.8K	±1	ū	-	LSB
Differential Nonlinearity (DNL)	*DNL2	VDD=5.0V , AVREFH=3.2V, F <sub>ADSMP</sub> =7.8K (Virf4 only)	±2	i	-	LSB
	INL1	VDD=5.0V, AVREFH=3.2V, F <sub>ADSMP</sub> =7.8K	±2	ı	-	LSB
Integral Nonlinearity (INL)	*INL2	VDD=5.0V , AVREFH=3.2V, F <sub>ADSMP</sub> =7.8K (Virf4 only)	±4	ı	-	LSB
	NMC1	VDD=5.0V, AVREFH=3.2V, F <sub>ADSMP</sub> =7.8K	10	11	12	Bits
No Missing Code	*NMC2	VDD=5.0V , AVREFH=3.2V, F <sub>ADSMP</sub> =7.8K (Virf4 only)	8	9	10	Bits


<sup>&</sup>quot; \*" These parameters are for design reference, not tested.





## 11.3 CHARACTERISTIC GRAPHS

The Graphs in this section are for design guidance, not tested or guaranteed. In some graphs, the data presented are outside specified operating range. This is for information only and devices are guaranteed to operate properly only within the specified range ( $-40^{\circ}$ C  $\sim+85^{\circ}$ C curves are for design reference)..











## $12_{\sf DEVELOPMENT\ TOOL}$


SONIX provides ICE (in circuit emulation), IDE (Integrated Development Environment) and EV-kit for SN8P2711A development. ICE and EV-kit are external hardware devices, and IDE is a friendly user interface for firmware development and emulation. These development tools' version is as following.

- ICE: SN8ICE2K Plus II. (Please install 16MHz crystal in ICE to implement IHRC emulation.)
- ICE emulation speed maximum: 8 MIPS @ 5V (e.g. 16Mhz crystal, Fcpu = Fosc/2).
- EV-kit: SN8P2711 EV kit Rev. D / SN8P2711A EV kit Rev. 1.0.
- IDE: SONIX IDE M2IDE V129.
- Writer: MPIII writer.
- Writer transition board: SN8P2711


#### 12.1 SN8P2711 EV-KIT

SONIX provides SN8P2711A MCU which includes PWM and ADC analog functions. The ADC analog function reference voltage configuration) aren't built in SN8ICE2K Plus II. The EV-KIT provides LVD and ADC reference voltage configuration to emulations. To emulate the function must be through EV-KIT.

#### SN8P2711A EV-kit PCB Outline:



#### SN8P2711 EV-kit PCB Outline:



- CON1: I/O port and ADC reference input. Connect to SN8ICE 2K Plus II CON1.
- JP6: LVD 2.4V, 3.6V input pins. Connect to SN8ICE 2K Plus II JP3.



\$14: LVD 2.4V/3.6V control switch. To emulate LVD 2.4V flag/reset function and LVD 3.6V flag function.


Switch No.	On	Off
<b>S7</b>	LVD 2.4V Active	LVD 2.4V Inactive
S8	LVD 3.6V Active	LVD 3.6V Inactive



\$16: ADC reference voltage selection. The reference voltage is connected to VREFH pin of CON1. The max. reference voltage is VDD. If VDD < INT\_VREFH\_4.0V, the ADC reference voltage is VDD. EXT\_VREFH is external reference voltage selection and input from P4.0. Under internal reference conditions, P4.0 is general purpose I/O or ADC analog input mode.</li>

Switch No.	S1	S2	S3	S4	S5	S6
INT_VREFH_2.0V	ON	ON	OFF	OFF	OFF	OFF
INT_VREFH_3.0V	OFF	ON	OFF	OFF	ON	OFF
INT_VREFH_4.0V	OFF	OFF	ON	OFF	ON	OFF
INT_VREFH_VDD	OFF	OFF	OFF	ON	OFF	OFF
EXT_VREFH	OFF	OFF	OFF	OFF	OFF	ON


 R26: 2K ohm VR to adjust ADC internal reference voltage. User have to correct internal reference voltage. Set S16 to INT\_VREFH\_4.0V mode, input power VDD = 5V, measure internal reference voltage from J3. Adjust R26 to make J3 voltage = 4.0V.



- R36, P37: R36=300K ohm, R37= 100K ohm. The bias voltage is equal to 1/4 VDD and emulates SN8P2711A internal 1/4 VDD voltage for low battery detector by ADC channel 5.
- C9~C14: Connect 47uF capacitors to AIN0~AIN5 input which are ADC's (channel 0 ~ 5) bypass capacitors.
- C15~C20: Connect 0.1uF capacitors to AIN0~AIN5 input which are ADC's (channel 0~5) bypass capacitors.
- JP1: Connect to MPIII writer's JP2 for programming




#### SN8P2711A EV-kit schematic:





#### SN8P2711 EV-kit schematic:




#### 12.2 ICE AND EV-KIT APPLICATION NOTIC

- SN8ICE2K Plus II power switch must be turned off before you connect the SN8P2711A's EV-KIT to SN8ICE2K Plus II.
- 2. Connect EV-KIT JP6/CON1 to ICE JP3/CON1.
- 3. SN8ICE2K Plus II AVREFH/VDD jumper pin must be removed.
- 4. Turn on SN8ICE2K Plus II power switch after user had finished step 1~3.
- It is necessary to connect 16MHz crystal in ICE for IHRC\_16M mode emulation. SN8ICE2K Plus II doesn't support over 8-mips instruction cycle, but real chip does.
- 6. Observe ADC internal or external reference voltage is J4 (VREFH TP).
- 7. User need correct ADC external reference voltage. Turn on S6 (EXT\_VERFH mode), input reference voltage from JP4 (VREFH\_TP).
- User need correct internal VDD reference voltage. Turn on S4 (INT\_VERFH\_VDD mode), measure internal VDD reference voltage from JP4 (VREFH\_TP).
- 9. User need correct internal 4V reference voltage. Turn on S3 / S5 (INT\_VERFH\_4.0V mode), measure internal reference voltage from JP4 (VREFH\_TP). Adjust R26 to make JP4 (VREFH\_TP) voltage = 4.0V.
- 10. User need correct internal 3V reference voltage. Turn on S2 / S5 (INT\_VERFH\_3.0V mode), measure internal reference voltage from JP4 (VREFH\_TP). Adjust R26 to make JP4 (VREFH\_TP) voltage = 3.0V.
- 11. User need correct internal 2V reference voltage. Turn on S1 / S2 (INT\_VERFH\_2.0V mode), measure internal reference voltage from JP4 (VREFH\_TP). Adjust R26 to make JP4 (VREFH\_TP) voltage = 2.0V.



## 13 OTP PROGRAMMING PIN

## 13.1 WRITER TRANSITION BOARD SOCKET PIN ASSIGNMENT



## JP3 (Mapping to 48-pin text tool)

DIP 1	1	48	DIP48
DIP 2	2	47	DIP47
DIP 3	3	46	DIP46
DIP 4	4	45	DIP45
DIP 5	5	44	DIP44
DIP 6	6	43	DIP43
DIP 7	7	42	DIP42
DIP 8	8	41	DIP41
DIP 9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP37
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25

#### Writer JP1/JP2

VDD	1	2	VSS
CLK/PGCLK	3	4	CE
PGM/OTPCLK	5	6	OE/ShiftDat
D1	7	8	D0
D3	9	10	D2
D5	11	12	D4
D7	13	14	D6
VDD	15	16	VPP
HLS	17	18	RST
-	19	20	ALSB/PDB

JP1 for Writer transition board JP2 for dice and >48 pin package



## 13.2 PROGRAMMING PIN MAPPING:

	Programming Information of SN8P2711A								
Chir	Name	SN8P271				SN8P27			
EZ	Writer inector		,	I.	J	Pin Assigr	nent		
Number	Name	Number	Pin	Number	Pin	Number	Pin	Number	Pin
1	VDD	1	VDD	1	VDD	1	VDD		
2	GND	14	VSS	16	VSS	10	VSS		
3	CLK	9	P4.0	11	P4.0	6	P4.0		
4	CE	-	-	-	-		-		
5	PGM	13	P4.4	15	P4.4	9	P4.4		
6	OE	10	P4.1	12	P4.1	7	P4.1		
7	D1	-	-	-	-		-		
8	D0	-	-	-	-		-		
9	D3	-	ı	-	-		•		
10	D2	-	ı	-	-		•		
11	D5	-	ı	-	-		•		
12	D4	-	ı	-	-		•		
13	D7	-	ı	-	-		•		
14	D6	-	ı	-	-		•		
15	VDD	-	ı	-	-		•		
16	VPP	4	RST	4	RST	3	RST		
17	HLS	-	-	-	-		-		
18	RST	-	-	-	-				
19	-	-		-	-		-		
20	ALSB/PDB	3	P0.2	3	P0.2	2	P0.2		




# 14 Marking Definition

#### 14.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

#### 14.2 MARKING INDETIFICATION SYSTEM



#### 14.3 MARKING EXAMPLE

#### Wafer, Dice:

Name	ROM Type	Device	Package	Temperature	Material
S8P2711AW	OTP	2711A	Wafer	-20°C ~85°C	-
SN8P2711AH	OTP	2711A	Dice	-20°C ~85°C	-

#### Green Package:


Name	ROM Type	Device	Package	Temperature	Material
SN8P2711APG	OTP	2711A	P-DIP	-20°C ~85°C	Green Package
SN8P2711ASG	OTP	2711A	SOP	-20°C ~85°C	Green Package
SN8P2711AXG	OTP	2711A	SSOP	-20°C ~85°C	Green Package
SN8P27113AAG	OTP	2711A	MSOP	-20°C ~85°C	Green Package
SN8P2711APDG	OTP	2711A	P-DIP	-40°C ~85°C	Green Package
SN8P2711ASDG	OTP	2711A	SOP	-40°C ~85°C	Green Package
SN8P2711AXDG	OTP	2711A	SSOP	-40°C ~85°C	Green Package



PB-Free Package:

Name	ROM Type	Device	Package	Temperature	Material
SN8P2711APB	OTP	2711A	P-DIP	-20°C ~85°C	PB-Free Package
SN8P2711ASB	OTP	2711A	SOP	-20°C ~85°C	PB-Free Package
SN8P2711AXB	OTP	2711A	SSOP	-20°C ~85°C	PB-Free Package
SN8P27113AAB	OTP	2711A	MSOP	-20°C ~85°C	PB-Free Package
SN8P2711APDB	OTP	2711A	P-DIP	-40°C ~85°C	PB-Free Package
SN8P2711ASDB	OTP	2711A	SOP	-40°C ~85°C	PB-Free Package
SN8P2711AXDB	OTP	2711A	SOP	-40°C ~85°C	PB-Free Package


## 14.4 DATECODE SYSTEM







# 15 PACKAGE INFORMATION

## 15.1 P-DIP 14 PIN








CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
Α	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.125	0.130	0.135	3.175	3.302	3.429
D	0.735	0.075	0.775	18.669	1.905	19.685
Ε		0.300		7.62		
E1	0.245	0.250	0.255	6.223	6.35	6.477
L	0.115	0.130	0.150	2.921	3.302	3.810
e B	0.335	0.355	0.375	8.509	9.017	9.525
θ°	<b>0</b> °	7°	15°	O°	<b>7</b> °	15°




## 15.2 SOP 14 PIN



CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
Α	0.058	0.064	0.068	1.4732	1.6256	1.7272
A1	0.004	-	0.010	0.1016	-	0.254
В	0.013	0.016	0.020	0.3302	0.4064	0.508
С	0.0075	0.008	0.0098	0.1905	0.2032	0.2490
D	0.336	0.341	0.344	8.5344	8.6614	8.7376
Ε	0.150	0.154	0.157	3.81	3.9116	3.9878
е	-	0.050	-	-	1.27	-
Н	0.228	0.236	0.244	5.7912	5.9944	6.1976
L	0.015	0.025	0.050	0.381	0.635	1.27
θ°	<b>0</b> °	-	8°	0°	-	8°




## 15.3 SSOP 16 PIN





CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
Α	0.053	-	0.069	1.3462	-	1.7526
A1	0.004	-	0.010	0.1016	-	0.254
A2	-	-	0.059	-	-	1.4986
b	0.008	-	0.012	0.2032	-	0.3048
b1	0.008	-	0.011	0.2032	-	0.2794
С	0.007	-	0.010	0.1778	-	0.254
c1	0.007	-	0.009	0.1778	-	0.2286
D	0.189	-	0.197	4.8006	-	5.0038
E1	0.150	-	0.157	3.81	-	3.9878
Ε	0.228	-	0.244	5.7912	-	6.1976
L	0.016	-	0.050	0.4064	-	1.27
е	0.025 BASIC			0	0.635 BASIC	
θ°	<b>0</b> °	-	8°	O°	-	8°





#### 15.4 **MSOP 10 PIN**











NOTES:

1.JEDEC OUTLINE:
STANDARD: NO-187 BA.,
THERMALLY ENHANCED: MO-187 BA-T.

♣ 2.DMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END.

♣ 3.DMENSION ELDES NOT NOLUDE INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 mm PER SIDE.

♣ 3.DMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.06 MM TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CAINOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AN ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.

4.D AND E1 DIMENSIONS ARE DETERMINED AT DATUM [H] .

CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX	
SYMBOLS		(inch)			(mm)		
Α	-	-	0.043	-	-	1.10	
A1	0.000	-	0.006	0.00	-	0.15	
A2	0.030	0.033	0.037	0.75	0.85	0.95	
b	0.007	-	0.011	0.17	-	0.27	
С	0.003	-	0.009	0.08	-	0.23	
D		0.12 BSC		3.00 BSC			
E		0.19 BSC		4.90 BSC			
E1		0.12 BSC			3.00 BSC		
е		0.02 BSC			0.50 BSC		
L	0.016	0.024	0.031	0.40	0.60	0.80	
L1	0.04 REF			0.95 REF			
θ°	0	-	8	0	-	8	



SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

#### Main Office:

Address: 10F-1, NO.36, Taiyuan Street, Chupei City, Hsinchu, Taiwan R.O.C.

Tel: 886-3-560 0888 Fax: 886-3-560 0889 **Taipei Office:** 

Address: 15F-2, NO.171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980 Fax: 886-2-2759 8180

Hong Kong Office:

Unit 1519, Chevalier Commercial Centre, NO.8 Wang Hoi Road, Kowloon Bay,

Hong Kong. Tel: 852-2723-8086

Fax: 852-2723-9179

**Technical Support by Email:** 

Sn8fae@sonix.com.tw