



Digital Signal Processor for Color CCD Camera

SN9C7111C- Data Sheet

Released Version 1.1

Aug. 30th, 2009

<i>Revision Number</i>	<i>Date</i>	<i>Description</i>
<i>1.0</i>	<i>Jul. 15th, 2009</i>	<i>Preliminary Specification</i>
<i>1.1</i>	<i>Aug. 30th, 2009</i>	<i>Release High Definition CCD</i>



Table of Contents

1. General Description.....	3
2. Features.....	3
3. Function Block Diagram	5
4. Pin Description	6
5. Electrical Characteristics	8
6. Package Outlines	9

Sunnic Use Only



SN9C7111C

Digital Signal Processor for
Color CCD Surveillance Cameras

1. General Description

The SN9C7111C is the 4th generation digital signal-processing chip for color video camera. It included timing generator and digital/analog output. Supports 270K NTSC system CCD sensors and 320K PAL system CCD sensors with complementary color filter. It also provided line lock function.

2. Features

- Support Ye, Cyan, Magenta, Green complementary color filter CCD sensors for

Company	Sensor Size	TV System	Resolution	Model
SHARP	1/3"	NTSC	512 x 492	RJ2311
			768 x 494	RJ2351
		PAL	512 x 582	RJ2321
	752 x 582		RJ2361	
	1/4"	NTSC	512 x 492	RJ2411
			768 x 494	RJ2451
PAL		512 x 582	RJ2421	
	752 x 582	RJ2461		
SONY	1/3"	NTSC	510 x 492	ICX404AK
			768 x 494	ICX408AK
		PAL	500 x 582	ICX405AK
			752 x 582	ICX409AK
	1/4"	NTSC	510 x 492	ICX226AK
			768 x 494	ICX228AK
		PAL	500 x 582	ICX227AK
			752 x 582	ICX229AK

- Flexible Color Adjustment.
- Digital Noise Reduction.
- High performance AWB (5 set linear matrix).
- IRIS coexists with AES and AGC.
- Day or Night notice output.
- Programmable pull-up / pull-low GPIO and DVIO pin.
- Timing adjustment by 1 ns delay
- White clip / Setup level / Sync level adjustment independent.
- Build-in blemish compensation circuit to store the data in EEPROM, the blemish pixel can up to 176 pixels.
- Programmable pull-up/pull-down GPIO and DVIO pin.

The information contained herein is the exclusive property of SONIX and shall not be distributed, reproduced or disclosed in whole or no in part without prior written permission of SONIX.




- Horizontal resolution up to 500 TVL
- Video drive for IRIS lens is possible by simple drive circuit even no CCD signal pin(CCDLEVEL or Mon_out) from AFE.
- Hi-speed AE.
- Support external EEPROM to store parameter.
- Build-in auto white balance control.
- Build-in auto exposure control.
- Build-in backlight compensation.
- Build-in 10bit digital to analog converter.
- Build-in mirror function.
- Support NTSC/PAL analog composite video output.
- Build-in timing generator for vertical driver and CDS/AGC/ADC peripheral chips.
- Single 3.3V power supply. (Horizontal drive pins can be 3.3V/5V)
- Support GPIO pin Define function.
- Programmable CCD Timing and Driving Current.
- Support Sonix Digital Line Lock function.
- LQFP-80 (10x10mm ; 0.4mm pin pitch)

Sunnic Use Only



3. Function Block Diagram





4. Pin Description

PIN NO	SYMBOL	DIR	DESCRIPTION
1	VSSA_DAC	G	Ground
2	VDDA_DAC	P	Analog Power
3	VDAC_REG	O	Regulator output for video DAC (VB)
4	VREF	O	REF for video DAC (IREF)
5	I_OUTB	O	IOUTB for video DAC ~ analog ground (GNDDA)
6	I_OUT	O	IOUT for video DAC ~ analog signal (VIDEO)
7	GPIO_3	B	General purpose I/O
8	GPIO_4	B	General purpose I/O
9	GPIO_5	B	General purpose I/O
10	GPIO_6	B	General purpose I/O
11	GPIO_7	B	General purpose I/O
12	DV_DCLK	O	Clock for digital output
13	VRI	B	Line lock signal input (50/60Hz)
14	DVIO_0	B	DV I/O for digital output
15	DVIO_1	B	DV I/O for digital output
16	VDD18	P	1.8v Digital Power
17	VSS	G	Ground
18	VDD33	P	3.3v Digital Power
19	DVIO_2	B	DV I/O for digital output
20	DVIO_3	B	DV I/O for digital output
21	DVIO_4	B	DV I/O for digital output
22	DVIO_5	B	DV I/O for digital output
23	DVIO_6	B	DV I/O for digital output
24	DVIO_7	B	DV I/O for digital output
25	DV_HSYNC	O	HSYNC for digital output
26	DV_VSYNC	O	VSYNC for digital output
27	CCD_V1X	O	Vertical shift register clock1
28	CCD_V2X	O	Vertical shift register clock3
29	CCD_V3X	O	Vertical shift register clock3
30	VDD33	P	3.3v Digital Power
31	VDDA_LDO	P	3.3v Analog Power
32	VDDAL_LDO	O	1.8v Core Power out
33	VSS	G	Ground
34	VDD18	P	1.8v Digital Power
35	CCD_V4X	O	Vertical shift register clock4
36	AFE_CSN	O	AFE 3-wire CSN
37	SDA	B	EEPROM SDA for I2C interface
38	SCL	B	EEPROM SCL for I2C interface
39	CCD_VH1X	O	Readout pulse H1
40	CCD_VH3X	O	Readout pulse H3
41	CCD_OFDX	O	OFD pulse output
42	TEST	I	Chip test pin

The information contained herein is the exclusive property of SONIX and shall not be distributed, reproduced or disclosed in whole or no in part without prior written permission of SONIX.



43	VSSA	G	Ground
44	VDDA_18	P	1.8v Analog Power
45	VDDA_PLL_IO	P	3.3v Analog Power
46	XIN	I	OSC input (NTSC:28.636, PAL:28.375MHz)
47	XOUT	O	OSC output
48	N_RST	B	System reset (PORM)
49	I2C_RDY	B	I2C Bus Ready
50	AFE_SCL	O	AFE 3-wire SCL
51	AFE_SDA	O	AFE 3-wire SDA
52	VDD33	P	3.3v Digital Power
53	VSS	G	Ground
54	AFE_IMG_9	I	CCD image data (MSB)
55	AFE_IMG_8	I	CCD image data
56	AFE_IMG_7	I	CCD image data
57	AFE_IMG_6	I	CCD image data
58	AFE_IMG_5	I	CCD image data
59	AFE_IMG_4	I	CCD image data
60	AFE_IMG_3	I	CCD image data
61	AFE_IMG_2	I	CCD image data
62	AFE_IMG_1	I	CCD image data
63	AFE_IMG_0	I	CCD image data (LSB)
64	VDD33	P	3.3v Digital Power
65	VSS	G	Ground
66	VDD18	P	1.8v Digital Power
67	AFE_OBCP	O	Clamp pulse output for optical black
68	AFE_ADCLP	O	Clamp pulse output for ADC
69	AFE_BLKX	O	Blanking pulse output
70	AFE_ADCK	O	Clock output for AFE A/D converter
71	AFE_FCDS	O	Sample hold pulse output (reference)
72	AFE_FS	O	Sample hold pulse output (data)
73	GPIO_0	B	General purpose I/O / PWM
74	GPIO_1	B	General purpose I/O
75	GPIO_2	B	General purpose I/O
76	CCD_FR	O	Reset pulse output
77	VDD5	P	3.3v/5V Digital Power (for FR、FH1、FH2 pulse)
78	VSS5	G	Ground (for FR、FH1、FH2 pulse)
79	CCD_FH1	O	Horizontal shift register clock1
80	CCD_FH2	O	Horizontal shift register clock2



Item	Description	Item	Description
I	Input	P	Power
O	Output	G	Ground
B	Bi-direction		

5. Electrical Characteristics

Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Power supply	V_{CC}	-0.3	4.3	V
	V_{CC55}	-0.3	5.5	V
Input voltage	V_{IN}	-0.3	$V_{CC} + 0.3$	V
Output voltage	V_{OUT}	-0.3	$V_{CC} + 0.3$	V
Storage temperature	T_{STG}	-55	150	°C

Recommend Operating Conditions

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Power supply	V_{CC}	3.0	3.3	3.6	V
	V_{CC55}	3		5.25	V
Input voltage	V_{IN}	0		V_{CC}	V
Operation temperature	T_{OP}	-20	+25	+70	°C

Dc Electrical Characteristics

(Under Recommended Operating Conditions and $V_{CC}=3.0 \sim 3.6V$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input low voltage	V_{IL}	LV-TTL			0.8	V
Input high voltage	V_{IH}	LV-TTL	2			V
Output low voltage	V_{OL}	$I_{OL} = 4, 8 \text{ mA}$			0.4	V
Output high voltage	V_{OH}	$I_{OH} = 4, 8 \text{ mA}$	2.4			V
Input pull-up/down resistance	R_I	$V_{IL} = 0 \text{ V}$ or $V_{IH} = V_{CC}$		70		K Ω
Power supply current of AVDD	I_{CCA}			37		mA
Power supply current of DVDD	I_{CCD}		65		72	mA
Power supply current of FH1, FH2, FR output	I_{CC-CCD}		4		32	mA
Output current	I_{OUTPUT}			4		mA

6. Package Outlines

