


SP3223U/3243U

High Speed Intelligent +3.0V to +5.5V RS-232 Transceivers

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Interoperable with EIA/TIA-232 and adheres to EIA/TIA-562 down to a +2.7V power source
- **AUTO ON-LINE®** circuitry automatically wakes up from a 1µA shutdown
- Regulated Charge Pump Yields Stable RS-232 Outputs Regardless of V_{cc} Variations
- ESD Specifications: +2kV Human Body Model
- 1000 Kbps minimum transmission rate
- Ideal for High Speed RS-232 Applications



Now Available in Lead Free Packaging

DESCRIPTION

The SP3223U and SP3243U products are RS-232 transceiver solutions intended for portable or handheld applications such as notebook and palmtop computers. The "U" series is based on Sipex's SP3223/SP3243 series and has been enhanced for high speed. The data rate is improved to 1000kbps, easily meeting the demands of high speed RS-232 applications. The SP3223U and SP3243U use an internal high-efficiency, charge-pump power supply that requires only $0.1\mu F$ capacitors in 3.3V operation. This charge pump and Sipex's driver architecture allow the SP3223U/SP3243U series to deliver compliant RS-232 performance from a single power supply ranging from +3.0V to +5.5V. The SP3223U is a 2-driver/2-receiver device, and the SP3243U is a 3-driver/5-receiver device, ideal for laptop/notebook computer and PDA applications. The SP3243U includes one complementary receiver that remains alert to monitor an external device's Ring Indicate signal while the device is shutdown.

The AUTO ON-LINE® feature allows the device to automatically "wake-up" during a shutdown state when an RS-232 cable is connected and a connected peripheral is turned on. Otherwise, the device automatically shuts itself down drawing less than 1μA.

SELECTION TABLE

Device	Power Supplies	RS-232 Drivers	RS-232 Receivers	External Components	Auto-Online Circuitry	TTL 3-State	No. of Pins
SP3223U	+3.0V to +5.5V	2	2	4 capacitors	YES	YES	20
SP3243U	+3.0V to +5.5V	3	5	4 capacitors	YES	YES	28

Applicable U.S. Patents - 5,306,954; and other patents pending.

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

Power Dissipation per package

20-pin PDIP (derate 16.0mW/°C above+70°C).....1300mW 20-pin SSOP (derate 9.25mW/°C above +70°C).....750mW 20-pin TSSOP (derate 11.1mW/°C above +70°C)....900mW 28-pin SOIC (derate 12.7mW/°C above +70°C)....1000mW 28-pin SSOP (derate 11.2mW/°C above +70°C).....900mW 28-pin TSSOP (derate 13.2mW/°C above +70°C)......1059mW 32-pin QFN (derate 29.4mW/°C above +70°C).......2352mW

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for V_{CC} = +3.0V to +5.5V with T_{AMB} = T_{MIN} to T_{MAX} , C1 - C4 = 0.1 μ F. Typical values apply at V_{CC} = +3.3V or +5.0V and T_{AMB} = 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS			
DC CHARACTERISTICS								
Supply Current,AUTO ON-LINE®		1.0	10	μА	All RxIN open, $\overline{\text{ONLINE}} = \text{GND}$, $\overline{\text{SHUTDOWN}} = V_{\text{CC}}$, $V_{\text{CC}} = +3.3V$, $T_{\text{AMB}} = +25^{\circ}\text{C}$, $T_{\text{XIN}} = 0$ or V_{CC}			
Supply Current, Shutdown		1.0	10	μΑ	$\overline{SHUTDOWN} = GND, V_{CC} = +3.3V,$ $T_{AMB} = +25^{\circ}C, TxIN = V_{CC} \text{ or GND}$			
Supply Current, AUTO ON-LINE® Disabled		0.3	1.0	mA				
LOGIC INPUTS AND RECEIVER	OUTPUTS	3						
Input Logic Threshold LOW HIGH	2.4		0.8	V V	$V_{CC} = +3.3V \text{ or } +5.0V, \text{ TxIN, } \overline{\text{EN}}(\text{SP3223U}), \\ \overline{\text{ONLINE, }} \overline{\text{SHUTDOWN}}$			
Input Leakage Current		±0.01	±1.0	μА	TxIN, EN, ONLINE, SHUTDOWN, T _{AMB} = +25°C, V _{IN} = 0V to V _{CC}			
Output Leakage Current		±0.05	±10	μА	Receivers disabled, $V_{OUT} = 0V$ to V_{CC}			
Output Voltage LOW			0.4	V	I _{OUT} = 1.6mA			
Output Voltage HIGH	V _{CC} - 0.6	V _{CC} - 0.1		V	I _{OUT} = -1.0mA			
DRIVER OUTPUTS				•				
Output Voltage Swing	±5.0	±5.4		V	All driver outputs loaded with 3K Ω to GND, T _{AMB} = +25°C			
Output Resistance	300			Ω	$V_{CC} = V + = V - = 0V, V_{OUT} = \pm 2V$			
Output Short-Circuit Current		±35	±60	mA	V _{OUT} = 0V			
Output Leakage Current			±25	μΑ	$V_{CC} = 0V$ or 3.0V to 5.5V, $V_{OUT} = \pm 12V$, Drivers disabled			

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0 \text{V}$ to +5.5 V with $T_{AMB} = T_{MIN}$ to T_{MAX} , C1 - C4 = $0.1 \mu F$. Typical values apply at $V_{CC} = +3.3 \text{V}$ or +5.0 V and $T_{AMB} = 25 ^{\circ} \text{C}$.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER INPUTS					
Input Voltage Range	-25		25	V	
Input Threshold LOW	0.6	1.2		V	V _{CC} = 3.3V
Input Threshold LOW	0.8	1.5		V	V _{CC} = 5.0V
Input Threshold HIGH		1.5	2.4	V	V _{CC} = 3.3V
Input Threshold HIGH		1.8	2.4	V	V _{CC} = 5.0V
Input Hysteresis		0.3		V	
Input Resistance	3	5	7	kΩ	
AUTO ON-LINE® CIRCUITRY C	HARACTE	RISTICS (ONLINE :	= GND, S	SHUTDOWN = V _{CC})
STATUS Output Voltage LOW			0.4	V	I _{OUT} = 1.6mA
STATUS Output Voltage HIGH	V _{CC} - 0.6			V	I _{OUT} = -1.0mA
Receiver Threshold to Drivers Enabled (tonLine)		200		μS	Figure 19
Receiver Positive or Negative Threshold to STATUS HIGH (t _{STSH})		0.5		μS	Figure 19
Receiver Positive or Negative Threshold to STATUS LOW (t _{STSL})		20		μS	Figure 19
TIMING CHARACTERISTICS					
Maximum Data Rate	1000			Kbps	$R_L = 3K\Omega$, $C_L = 250pF$, one driver active
Receiver Propagation Delay tpHL tpLH		0.15 0.15		μS	Receiver input to Receiver output, C _L = 150pF
Receiver Output Enable Time		200		ns	Normal operation
Receiver Output Disable Time		200		ns	Normal operation
Driver Skew		100		ns	I t _{PHL} - t _{PLH} I
Receiver Skew		50		ns	t _{PHL} - t _{PLH}
Transition-Region Slew Rate		90		V/µs	$V_{CC}=3.3V,\ R_L=3K\Omega,\ T_{AMB}=25^{\circ}C,$ measurements taken from -3.0V to +3.0V or +3.0V to -3.0V

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for V_{CC} = +3.3V, 1000kbps data rate, all drivers loaded with 3k Ω , 0.1 μ F charge pump capacitors, and T_{AMB} = +25°C.




Figure 1. Transmitter Skew VS. Load Capacitance for the SP3223U / SP3243U




Figure 2. Transmitter Output Voltage VS. Supply Voltage for the SP3223U




Figure 3. Transmitter Output Voltage VS. Load Capacitance for the SP3223U




Figure 4. Supply Current VS. Load Capacitance for the SP3223U




Figure 5. Supply Current VS. Supply Voltage for the SP3223U




Figure 6. Transmitter Output Voltage VS. Supply Voltage for the SP3223U

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for $V_{\rm CC}$ = +3.3V, 1000kbps data rate, all drivers loaded with 3k Ω , 0.1 μ F charge pump capacitors, and $T_{\rm AMB}$ = +25°C.




Figure 7. Transmitter Output Voltage VS. Load Capacitance for the SP3243U




Figure 8. Slew Rate VS. Load Capacitance for the SP3243U




Figure 9. Supply Current VS. Load Capacitance for the SP3243U




Figure 10. Supply Current VS. Supply Voltage for the SP3243U

		PIN NUMBER		
NAME	FUNCTION	SP3223U	SP3243U	SP3243UCR QFN
EN	Receiver Enable. Apply logic LOW for normal operation. Apply logic HIGH to disable the receiver outputs (high-Z state).	1	-	-
C1+	Positive terminal of the voltage doubler charge-pump capacitor.	2	28	28
V+	Regulated +5.5V output generated by the charge pump.	3	27	26
C1-	Negative terminal of the voltage doubler charge-pump capacitor.	4	24	22
C2+	Positive terminal of the inverting charge-pump capacitor.	5	1	29
C2-	Negative terminal of the inverting charge-pump capacitor.	6	2	31
V-	Regulated -5.5V output generated by the charge pump.	7	3	32
R,IN	RS-232 receiver input.	16	4	2
R ₂ IN	RS-232 receiver input.	9	5	3
R ₃ IN	RS-232 receiver input.	-	6	4
R₄IN	RS-232 receiver input.	-	7	5
R₅IN	RS-232 receiver input.	-	8	6
R₁OUT	TTL/CMOS receiver output.	15	19	17
R ₂ OUT	TTL/CMOS receiver output.	10	18	16
R ₂ OUT	Non-inverting receiver-2 output, active in shutdown.	-	20	18
R ₃ OUT	TTL/CMOS receiver output.	-	17	15
R₄OUT	TTL/CMOS receiver output.	-	16	14
R₅OUT	TTL/CMOS receiver output.	-	15	13
STATUS	TTL/CMOS Output indicating online and shutdown status.	11	21	19
T,IN	TTL/CMOS driver input.	13	14	12
T ₂ IN	TTL/CMOS driver input.	12	13	11
T ₃ IN	TTL/CMOS driver input.	-	12	10
ONLINE	Apply logic HIGH to override Auto-Online circuitry keeping drivers active (SHUTDOWN must also be logic HIGH, refer to Table 2).	14	23	21
T₁OUT	RS-232 driver output.	17	9	7
T ₂ OUT	RS-232 driver output.	8	10	8
T₃OUT	RS-232 driver output.	-	11	9
GND	Ground.	18	25	23
V _{cc}	+3.0V to +5.5V supply voltage.	19	26	25
SHUTDOWN	Apply logic LOW to shut down drivers and charge pump. This overrides all AUTO ON-LINE® circuitry and ONLINE (refer to Table 2).	20	22	20
NC	No Connection	-	-	1,24,27,30

Table 1. Device Pin Description




Figure 11. SP3223U Pinout Configuration




Figure 12. SP3243U Pinout Configuration




Figure 13. SP3243U QFN Pinout Configuration




Figure 14. SP3223U Typical Operating Circuit




Figure 15. SP3243U Typical Operating Circuit

DESCRIPTION

The SP3223U and SP3243U transceivers meet the EIA/TIA-232 and ITU-T V.28/V.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as notebook or palmtop computers. The SP3223U and SP3243U devices feature Sipex's proprietary and patented (U.S.-- 5,306,954) on-board charge pump circuitry that generates ±5.5V RS-232 voltage levels from a single +3.0V to +5.5V power supply. The SP3223U and SP3243U devices can operate at a data rate of 1000kbps fully loaded.

The SP3223U is a 2-driver/2-receiver device, and the SP3243U is a 3-driver/5-receiver device, ideal for portable or hand-held applications. The SP3243U includes one complementary always-active receiver that can monitor an external device (such as a modem) in shutdown. This aids in protecting the UART or serial controller IC by preventing forward biasing of the protection diodes where $V_{\rm CC}$ may be disconnected.




Figure 16. Interface Circuitry Controlled by Microprocessor Supervisory Circuit

The SP3223U and SP3243U series is an ideal choice for power sensitive designs. The SP3223U and SP3243U devices feature AUTO ON-LINE® circuitry which reduces the power supply drain to a 1µA supply current. In many portable or hand-held applications, an RS-232 cable can be disconnected or a connected peripheral can be turned off. Under these conditions, the internal charge pump and the drivers will be shut down. Otherwise, the system automatically comes online. This feature allows design engineers to address power saving concerns without major design changes.

THEORY OF OPERATION

The SP3223U and SP3243U series is made up of four basic circuit blocks:

- 1. Drivers
- 2. Receivers
- 3. the Sipex proprietary charge pump, and
- 4. AUTO ON-LINE® circuitry.

Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to 5.0V EIA/ TIA-232 levels with an inverted sense relative to the input logic levels. Typically, the RS-232 output voltage swing is $\pm 5.4 \rm V$ with no load and $\pm 5 \rm V$ minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. These drivers comply with the EIA-TIA-232-F and all previous RS-232 versions. Unused drivers inputs should be connected to GND or $\rm V_{CC}$.

The drivers have a minimum data rate of 1000kbps fully loaded with $3k\Omega$ in parallel with 250pF, ensuring compatibility with PC-to-PC communication software.

DEVICE: SP3223U							
SHUTDOWN	EN	T _x OUT	R _x OUT				
0	0	High Z	Active				
0	1	High Z	High Z				
1	0	Active	Active				
1	1	Active	High Z				
DEVICE: SP3243U							
SHUTDOWN T _x OUT R _x OUT R ₂ OUT							
0	High Z	High Z	Active				
1	Active	Active	Active				

Table 2. $\overline{SHUTDOWN}$ and \overline{EN} Truth Tables Note: In \underline{AUTO} ON-LINE® Mode where $\overline{ONLINE} = GND$ and $\overline{SHUTDOWN} = V_{CO}$ the device will shut down if there is no activity present at the Receiver inputs.

Figure 17 shows a loopback test circuit used to test the RS-232 Drivers. Figure 18 shows the test results where one driver was active at 1Mbps and all three drivers loaded with an RS-232 receiver in parallel with a 250pF capacitor. Figure 19 shows the test results of the loopback circuit with all drivers active at 250kbps with typical RS-232 loads in parallel with 1000pF capacitors. A superior RS-232 data transmission rate of 1Mbps makes the SP3223U/3243U series an ideal match




Figure 18. Loopback Test results at 1Mbps




Figure 17. Loopback Test Circuit for RS-232 Driver Data Transmission Rates

for high speed LAN and personal computer peripheral applications.

Receivers

The receivers convert ± 5.0 V EIA/TIA-232 levels to TTL or CMOS logic output levels. The SP3223U receivers have an inverting output that can be disabled by using the EN pin.




Figure 19. Loopback Test results at 250Kbps

Receivers are active when the AUTO ON-LINE® circuitry is enabled or when in shutdown. During the shutdown, the receivers will continue to be active. If there is no activity present at the receivers for a period longer than 100μs or when SHUTDOWN is enabled, the device goes into a standby mode where the circuit draws 1μA. Driving EN to a logic HIGH forces the outputs of the receivers into high-impedance. The truth table logic of the SP3223U and SP3243U driver and receiver outputs can be found in Table 2.

The SP3243U includes an additional non-inverting receiver with an output R₂OUT. R₂OUT is an extra output that remains active and monitors activity while the other receiver outputs are forced into high impedance. This allows Ring Indicator (RI) from a peripheral to be monitored without forward biasing the TTL/CMOS inputs of the other devices connected to the receiver outputs.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal $5K\Omega$ pulldown resistor to ground will commit the output of the receiver to a HIGH state.

Charge Pump

The charge pump is a Sipex–patented design (U.S. 5,306,954) and uses a unique approach compared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages 5.5V regardless of the input voltage ($V_{\rm CC}$) over the +3.0V to +5.5V range. This is important to maintain compliant RS-232 levels regardless of power supply fluctuations.

The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pump is enabled. If the output voltages exceed a magnitude of 5.5V, the charge pump is disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{SS} charge storage — During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to V_{CC} . C_1^+ is then switched to GND and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to V_{CC} , the voltage potential across capacitor C_2 is now 2 times V_{CC} .

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to GND. This transfers a negative generated voltage to C_3 . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to C_3 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side is connected to GND.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces – V_{CC} in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 . Since C_2^+ is at V_{CC} , the voltage potential across C_2 is 2 times V_{CC} .

Phase 4

— $V_{\rm DD}$ transfer — The fourth phase of the clock connects the negative terminal of C_2 to GND, and transfers this positive generated voltage across C_2 to C_4 , the $V_{\rm DD}$ storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to C_4 , the positive side of capacitor C_1 is switched to $V_{\rm CC}$ and the negative side is connected to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

from V_{CC} , in a no–load condition V^+ and V^- will be symmetrical. Older charge pump approaches that generate V^- from V^+ will show a decrease in the magnitude of V^- compared to V^+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as $0.1\mu F$ with a 16V breakdown voltage rating.




Figure 20. AUTO ON-LINE® Timing Waveforms




Figure 21. Charge Pump — Phase 1




Figure 22. Charge Pump — Phase 2




Figure 23. Charge Pump Waveforms




Figure 24. Charge Pump — Phase 3




Figure 25. Charge Pump — Phase 4




Figure 26. SP3243U Driver Output Voltages vs. Load Current per Transmitter




Figure 27. Circuit for the connectivity of the SP3243U with a DB-9 connector

RS-232 SIGNAL AT RECEIVER INPUT	SHUTDOWN INPUT	ONLINE INPUT	STATUS OUTPUT	TRANSCEIVER STATUS
YES	HIGH	LOW	HIGH	Normal Operation <i>(Auto-Online)</i>
NO	HIGH	HIGH	LOW	Normal Operation
NO	HIGH	LOW	LOW	Shutdown (<i>Auto-Online</i>)
YES	LOW	HIGH / LOW	HIGH	Shutdown
NO	LOW	HIGH / LOW	LOW	Shutdown

Table 3. AUTO ON-LINE® Logic




Figure 28. Stage I of AUTO ON-LINE® Circuitry




Figure 29. Stage II of AUTO ON-LINE® Circuitry

AUTO ON-LINE® Circuitry

The SP3223U and SP3243U devices have a patent pending AUTO ON-LINE® circuitry on board that saves power in applications such as laptop computers, palmtop (PDA) computers and other portable systems.

The SP3223U and SP3243U devices incorporate an AUTO ON-LINE® circuit that automatically enables itself when the external transmitters are enabled and the cable is connected. Conversely, the AUTO ON-LINE® circuit also disables most of the internal circuitry when the device is not being used and goes into a standby mode where the device typically draws 1mA. This function can also be externally controlled by the ONLINE pin. When this pin is tied to a logic LOW, the AUTO ON-LINE® function is active. Once active, the device is enabled until there is no activity on the receiver inputs. The receiver input typically sees at least $\pm 3V$, which are generated from the transmitters at the other end of the cable with a +5V minimum. When the external transmitters are disabled or the cable is disconnected, the receiver inputs will be pulled down by their internal $5k\Omega$ resistors to ground. When this occurs over a period of time, the internal transmitters will be disabled and the device goes into a shutdown or standy mode. When ONLINE is HIGH, the AUTO ON-LINE® mode is disabled.

The AUTO ON-LINE® circuit has two stages:

- 1) Inactive Detection
- 2) Accumulated Delay

The first stage, shown in Figure 28, detects an inactive input. A logic HIGH is asserted on R_xINACT if the cable is disconnected or the external transmitters are disabled. Otherwise, R_xINACT will be at a logic LOW. This circuit is duplicated for each of the other receivers.

The second stage of the AUTO ON-LINE® circuitry, shown in Figure 29, processes all the receiver's R_x INACT signals with an accumulated delay that disables the device to a $1\mu A$ supply current.

The STATUS pin goes to a logic LOW when the cable is disconnected, the external transmitters are disabled, or the SHUTDOWN pin is invoked. The typical accumulated delay is around 20us.

When the SP3223U and SP3243U drivers or internal charge pump are disabled, the supply current is reduced to 1μ A. This can commonly occur in hand-held or portable applications where the RS-232 cable is disconnected or the RS-232 drivers of the connected peripheral are turned off.

The AUTO ON-LINE® mode can be disabled by the SHUTDOWN pin. If this pin is a logic LOW, the AUTO ON-LINE® function will not operate regardless of the logic state of the ONLINE pin. Table 3 summarizes the logic of the AUTO ON-LINE® operating modes. The truth table logic of the SP3223U and SP3243U driver and receiver outputs can be found in Table 2.

The STATUS pin outputs a logic LOW signal if the device is shutdown. This pin goes to a logic HIGH when the external transmitters are enabled and the cable is connected.

When the SP3223U and SP3243U devices are shut down, the charge pumps are turned off. V+ charge pump output decays to $V_{\rm CC}$, the V- output decays to GND. The decay time will depend on the size of capacitors used for the charge pump. Once in shutdown, the time required to exit the shut down state and have valid V+ and V- levels is typically 200 μ s.

For easy programming, the STATUS can be used to indicate DTR or a Ring Indicator signal. Tying ONLINE and SHUTDOWN together will bypass the AUTO ON-LINE® circuitry so this connection acts like a shutdown input pin.

ESD TOLERANCE

The SP3223U/3243U series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients.

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in Figure 30. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are $1.5 \mathrm{k}\Omega$ and $100 \mathrm{pF}$, respectively.






Figure 30. ESD Test Circuit for Human Body Model


PACKAGE: PLASTIC DUAL-IN-LINE (NARROW)







DIMENSIONS (Inches) Minimum/Maximum (mm)	16-PIN	20-PIN	28-PIN
A2	0.115/0.195	0.115/0.195	0.115/0.195
	(2.921/4.953)	(2.921/4.953)	(2.921/4.953)
В	0.014/0.022	0.014/0.022	0.014/0.022
	(0.356/0.559)	(0.356/0.559)	(0.356/0.559)
B1	0.045/0.070	0.045/0.070	0.045/0.070
	(1.143/1.778)	(1.143/1.778)	(1.143/1.778)
С	0.008/0.014	0.008/0.014	0.008/0.014
	(0.203/0.356)	(0.203/0.356)	(0.203/0.356)
D	0.780/0.800	0.980/1.060	1.385/1.454
	(19.812/20.320)	(24.892/26.924)	(35.17/36.90)
E	0.300/0.325	0.300/0.325	0.300/0.325
	(7.620/8.255)	(7.620/8.255)	(7.620/8.255)
E1	0.240/0.280	0.240/0.280	0.240/0.280
	(6.096/7.112)	(6.096/7.112)	(6.096/7.112)
L	0.115/0.150	0.115/0.150	0.115/0.150
	(2.921/3.810)	(2.921/3.810)	(2.921/3.810)
Ø	0°/ 15°	0°/ 15°	0°/ 15°
	(0°/15°)	(0°/15°)	(0°/15°)

PACKAGE: PLASTIC SHRINK SMALL OUTLINE (SSOP)









DIMENSIONS (Inches) Minimum/Maximum (mm)	16-PIN	20-PIN	24-PIN	28-PIN
Α	0.068/0.078	0.068/0.078	0.068/0.078	0.068/0.078
	(1.73/1.99)	(1.73/1.99)	(1.73/1.99)	(1.73/1.99)
A1	0.002/0.008	0.002/0.008	0.002/0.008	0.002/0.008
	(0.05/0.21)	(0.05/0.21)	(0.05/0.21)	(0.05/0.21)
В	0.010/0.015	0.010/0.015	0.010/0.015	0.010/0.015
	(0.25/0.38)	(0.25/0.38)	(0.25/0.38)	(0.25/0.38)
D	0.239/0.249	0.278/0.289	0.317/0.328	0.397/0.407
	(6.07/6.33)	(7.07/7.33)	(8.07/8.33)	(10.07/10.33)
E	0.205/0.212	0.205/0.212	0.205/0.212	0.205/0.212
	(5.20/5.38)	(5.20/5.38)	(5.20/5.38)	(5.20/5.38)
е	0.0256 BSC	0.0256 BSC	0.0256 BSC	0.0256 BSC
	(0.65 BSC)	(0.65 BSC)	(0.65 BSC)	(0.65 BSC)
Н	0.301/0.311	0.301/0.311	0.301/0.311	0.301/0.311
	(7.65/7.90)	(7.65/7.90)	(7.65/7.90)	(7.65/7.90)
L	0.022/0.037	0.022/0.037	0.022/0.037	0.022/0.037
	(0.55/0.95)	(0.55/0.95)	(0.55/0.95)	(0.55/0.95)
Ø	0°/8°	0°/8°	0°/8°	0°/8°
	(0°/8°)	(0°/8°)	(0°/8°)	(0°/8°)

PACKAGE: PLASTIC

SMALL OUTLINE (SOIC) (WIDE)









28-PIN
0.090/0.104 (2.29/2.649)
0.004/0.012 (0.102/0.300)
0.013/0.020 (0.330/0.508)
0.697/0.713 (17.70/18.09)
0.291/0.299 (7.402/7.600)
0.050 BSC (1.270 BSC)
0.394/0.419 (10.00/10.64)
0.016/0.050 (0.406/1.270)
0°/8° (0°/8°)


PACKAGE: PLASTIC THIN SMALL OUTLINE (TSSOP)

DIMENSIONS in inches (mm) Minimum/Maximum								
Symbol	Symbol 20 Lead 28 Lead							
D	0.252/0.260 (6.40/6.60)	0.378/0.386 (9.60/9.80)						
е	0.026 BSC (0.65 BSC)	0.026 BSC (0.65 BSC)						





32 PIN QFN JEDECMÖ220 (VHHD-4)	Dimensions in (mm)			
,	MIN	NOM	MAX	
Α	0.80	0.90	1.00	
A1	0	0.02	0.05	
A2	0	0.65	1.00	
A3	().20 RI	≣F	
D	5	.00 BSC	;	
E	5.00 BSC			
е	0.50 BSC			
b	0.18 0.25 (0.30	
Ø	0º	-	14º	
D2	3.50	3.65	3.80	
E2	3.50	3.65	3.80	
L	0.35	0.40	0.45	
K	0.20	-	-	
N	32			
ND	8			
NE	8			
	•	•		



32 PIN QFN

ORDERING INFORMATION

Part Number SP3223UCPSP3223UCA	0°C to +70°C	20-pin SSOP
SP3223UCA/TRSP3223UCYSP3223UCY/TR	0°C to +70°C	20-pin TSSOP
SP3243UCT SP3243UCT/TR SP3243UCA SP3243UCA/TR SP3243UCY SP3243UCY/TR SP3243UCR SP3243UCR SP3243UCR/TR	0°C to +70°C	
SP3223UEP	-40°C to +85°C -40°C to +85°C -40°C to +85°C	
SP3243UET SP3243UET/TR SP3243UEA SP3243UEA/TR SP3243UEY SP3243UEY/TR SP3243UER SP3243UER/TR	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP3243UER/TR = standard; SP3243UER-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 1,500 for SSOP, TSSOP and WSOIC.

REVISION HISTORY

DATE	REVISION	DESCRIPTION
5/25/04	Α	Replaced MLPQ package with QFN.



ANALOG EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

Date: 5/25/04