

Features

1. The protection IC and The Dual-Nch MOSFET to use common Drain are integrated into One-packaging IC.
2. Reduced Pin-Count by fully connecting internally.
3. Application Part

1) Protection IC

- ① Uses high withstand voltage CMOS process.
 - The charger section can be connected up to absolute maximum rating 28V.
- ② Detection voltage precision
 - Overcharge detection voltage $\pm 35mV$ ($T_a=25^{\circ}C$), $\pm 50mV$ ($T_a=-30\sim 76^{\circ}C$)
 - Overdischarge detection voltage $\pm 58mV$ ($T_a=25^{\circ}C$), $+63, -76mV$ ($T_a=-30\sim 76^{\circ}C$)
 - Discharge overcurrent detection voltage $\pm 10mV$ ($T_a=25^{\circ}C$), $\pm 15mV$ ($T_a=-30\sim 76^{\circ}C$)
 - Charging overcurrent detection voltage $\pm 15mV$ ($T_a=25^{\circ}C$), $\pm 25mV$ ($T_a=-30\sim 76^{\circ}C$)
- ③ Built-in detection delay times (timer circuit)
 - Overcharge detection delay time $5.0 \pm 1.5s$ ($T_a=25^{\circ}C$), $5.0[+3.45, -2.0]s$ ($T_a=-30\sim 76^{\circ}C$)
 - Overdischarge detection delay time $20.0 \pm 6.0ms$ ($T_a=25^{\circ}C$), $20.0[+13.6, -8.0]ms$ ($T_a=-30\sim 76^{\circ}C$)
 - Discharge overcurrent detection delay time $12.0 \pm 4.0ms$ ($T_a=25^{\circ}C$), $12.0[+8.7, -4.8]ms$ ($T_a=-30\sim 76^{\circ}C$)
 - Charging overcurrent detection delay time $18.0 \pm 5.0ms$ ($T_a=25^{\circ}C$), $18.0[+17.1, -6.4]ms$ ($T_a=-30\sim 76^{\circ}C$)
 - Short detection delay time $400[+160, -170]\mu s$ ($T_a=25^{\circ}C$), $400[+400, -200]\mu s$ ($T_a=-30\sim 76^{\circ}C$)
- ④ DV charge function is allowed
- ⑤ Auto Wake-up function is not allowed

2) FET


- ① Using advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltage as low as 2.5V while retaining a 12V $V_{GS(MAX)}$.
- ② ESD protected
- ③ Common drain configuration
- ④ General characteristics
 - V_{DS} (V) = 24V
 - I_D (A) = 8A
 - $R_{DS(ON)} < 25m\Omega$ ($V_{GS} = 3.9V$, $I_D = 1A$)
 - ESD Rating : 2000V HBM

Pin Assignment

[Package: TEP-6L]



< TOP VIEW >



< BOTTOM VIEW >

1	Source 1 (Same as Vss)
2	Source 1 (Same as Vss)
3	VDD
4	V-(VM)
5	Source 2
6	Source 2
7	Drain

Block Diagram

