# SP8782A & B

Tubes

Tubes Tape & Reel Tape & Reel



**Ordering Information** 

8 Pin SOP/SOIC

8 Pin CERDIP 8 Pin SOP/SOIC

\*\*Pb Free Tin/Silver/Copper

8 Pin SOP/SOIC\*\*

### Features

- Advanced Resynchronisation techniques to negate loop delay effects
- · CMOS compatible output capability
- Multi-Modulus division
- Available as DESC SMD 5962-9208901MPA

### Description

The SP8782 is a multi-modulus divider which divides by 16/ 17 when the Ratio Select input is low and by 32/33 when theRatio Select input is high. When high, the modulus Control input selects the lower division ratio (16 or 32) and the higher ratio (17 or 33) when it is low.

The device uses resynchronisation techniques to reduce the effects of propagation delays in frequency synthesis.

The SP8782A (ceramic DIL package) is characterised over the full military temperature range of -55 C to +125 C, the SP8782B (miniature plastic DIL package) over the industrial range of -40 C to+85 C.

CLOCK INPUT

CLOCK INPUT


# **Absolute Maximum Ratings**

SP8782/B/MP

SP8782/A/DG SP8782/B/MPTC

SP8782/B/MP2Q

Supply Voltage	6V
Clock input level	2.5V p-p
Junction temperature	+175 C
Storage temperature range:	
SP8782A	-55 C to +150 C
SP8782B	-55 C to +125 C



16/17

32/33

V<sub>cc</sub>

<u>\_</u>

OUTPUT

RATIO SELECT

Figure 1 Functional Diagram

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 1999-2006, Zarlink Semiconductor Inc. All Rights Reserved.



# 




Figure 2 Typical Pin Connections

# **Electrical Characteristics**

Unless otherwise stated, the Electrical Characteristics are guaranteed over the specified supply, frequency and temperature range.

Supply Voltage,  $V_{cc} = +4V$  to +5.5V,  $V_{EE} = 0V$ 

Temperature T<sub>amb</sub>= -55°C to +125°C, (SP8782A), -40°C to +85° C (SP8782B)

Characteristic	Pin	Value			Conditions
		Min	Max	Units	
Maximum frequency	2, 3	1		GHz	Input = 200-1200mVp-p
(sinewave input)					
Minimum frequency	2, 3		50	MHz	Input = 400-1200mVp-p
Min Slew rate for low frequency operation	2, 3		100	V/µs	
Power Supply current, I <sub>cc</sub>	8		60	mA	Output unloaded, $V_{cc}$ =5.5V
Output low voltage	7	0	1.7	V	
Output high voltage	7	V <sub>cc</sub> -1.4	V <sub>cc</sub>	V	
Modulus control input high voltage	5	0.7V <sub>cc</sub>	V <sub>cc</sub>	V	At driver end of $3k\Omega$ resistor
Modulus control input low voltage	5	0	$0.3V_{cc}$	V	At driver end of $3k\Omega$ resistor
Modulus control input high current	5	0.6	1.2	mA	Via 3k $\Omega$ resistor to V <sub>cc</sub>
Modulus control input low current	5	-0.6	-1.2	mA	Via 3k $\Omega$ resistor to V <sub>cc</sub>
Ratio select input high voltage	1	0.6V <sub>cc</sub>	V <sub>cc</sub>	V	
Ratio selected input low voltage	1	0	$0.4V_{cc}$	V	
Ratio select input current	1	-10	10	μA	
Clock to output propagation Delay	2,3,7		3	ns	
Set-up time, t	5,7	3		ns	See note 1 and Fig. 3a
Release time,t,	5,7	3		ns	See note 2 and Fig. 3b

Notes: 1. The set-up time  $t_s$  is defined as the minimum time that can elapse between L $\rightarrow$ H transition of the

modulus control input and the next L→H output transition to ensure that the ÷ 16 (32) mode is obtained.
The release time t<sub>r</sub> is defined as the minimum time that can elapse between H→L transition of the modulus control input and the next L→H output transition to ensure that the ÷ 17 (33) mode is obtained.

Modulus control	Ratio select input			
input	0	1		
0	÷17	÷33		
1	÷16	÷32		

Table 1	Truth	table	for	control	inputs
---------	-------	-------	-----	---------	--------




Figure 3 Timing diagrams




Figure 4 Typical input characteristics




Figure 5 Typical application showing interfacing






Figure 6 Typical input impedance. Test conditions: supply voltage =5V, ambient temperature =25°C, frequencies in MHz, impedances normalised to  $50\Omega$ 



## Notes:

- 1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimensions are in inches.
- 3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
- 4. Dimension E1 do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
- 5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink	Semiconduc	ctor 2002 All ri	ghts reserved.					Package Code
ISSUE	1	2	3	4	5		Previous package codes	Package Outline for
ACN	6745	201936	202595	203705	212424	SEMICONDUCTOR	MP/S	8 lead SOIC (0.150" Body width)
DATE	5Apr95	27Feb97	12Jun97	9Dec97	22Mar02			
APPRD.								GPD00010





# For more information about all Zarlink products visit our Web Site at

# www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE