



SPC1810

N & P Pair Enhancement Mode MOSFET

DESCRIPTION

The SPC1810 is the N- and P-Channel enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where high-side switching , low in-line power loss, and resistance to transients are needed.


FEATURES

- ◆ N-Channel
100V/5A,R_{DS(ON)}=160mΩ@V_{GS}=10V
- ◆ P-Channel
-100V/-8A,R_{DS(ON)}=160mΩ@V_{GS}=-10V
-100V/-4A,R_{DS(ON)}=200mΩ@V_{GS}=-4.5V
- ◆ Super high density cell design for extremely low RDS (ON)
- ◆ Exceptional on-resistance and maximum DC current capability
- ◆ SOP-8 package design

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION(SOP-8)



PART MARKING





SPC1810

N & P Pair Enhancement Mode MOSFET

PIN DESCRIPTION

Pin	Symbol	Description
1	S1	Source 1
2	G1	Gate 1
3	S2	Source 2
4	G2	Gate 2
5	D2	Drain 2
6	D2	Drain 2
7	D1	Drain 1
8	D1	Drain 1

ORDERING INFORMATION

Part Number	Package	Part Marking
SPC1810S8RGB	SOP- 8	SPC1810

※ SPC1810S8RGB 13" Tape Reel ; Pb – Free ; Halogen – Free

ABSOULTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical		Unit
		N-Channel	P-Channel	
Drain-Source Voltage	V _{DSS}	100	-100	V
Gate –Source Voltage	V _{GSS}	±20	±20	V
Continuous Drain Current(T _J =150°C)	T _A =25°C	I _D	8.0	A
	T _A =70°C		6.0	
Pulsed Drain Current	I _{DM}	12	-12	A
Continuous Source Current(Diode Conduction)	I _S	2.3	-2.3	A
Power Dissipation	T _A =25°C	P _D	2.5	W
	T _A =70°C		1.6	
Operating Junction Temperature	T _J	-55/150		°C
Storage Temperature Range	T _{STG}	-55/150		°C
Thermal Resistance-Junction to Ambient	T ≤ 10sec	R _{θJA}	50	°C/W
	Steady State		80	



SPC1810

N & P Pair Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (NMOS)

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250uA	100			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250uA	1.0		3.0	
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =80V, V _{GS} =0V			25	
		V _{DS} =80V, V _{GS} =0V T _J =80°C			250	uA
Drain-Source On-Resistance	R _{DSS(on)}	V _{GS} =10V, I _D =5A			0.16	Ω
Forward Transconductance	g _f s	V _{DS} =10V, I _D =5.0A		5.6		S
Diode Forward Voltage	V _{SD}	I _S =8.0A, V _{GS} =0V			1.3	V
Dynamic						
Total Gate Charge	Q _g	V _{DS} =80V, V _{GS} =5V I _D =5A		10	16	nC
Gate-Source Charge	Q _{gs}			2.5		
Gate-Drain Charge	Q _{gd}			4.5		
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V f=1MHz		425	680	pF
Output Capacitance	C _{oss}			55		
Reverse Transfer Capacitance	C _{rss}			33		
Turn-On Time	t _{d(on)}	V _{DD} =50V, R _D =10Ω I _D =5.0A, V _G =10V R _G =3.3Ω		6.5		nS
	t _r			10		
Turn-Off Time	t _{d(off)}			13		
	t _f			3.4		



SPC1810

N & P Pair Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (PMOS)

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, ID=-250uA	-100			V
Gate Threshold Voltage	V _{GS(th)}	V _{Ds} =V _{GS} , ID=-250uA	-1.0		-3.0	
Gate Leakage Current	I _{GSS}	V _{Ds} =0V, V _{GS} =±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{Ds} =-10V, V _{GS} =0V			-1	uA
		V _{Ds} =-80V, V _{GS} =0V T _J =85°C			-25	
Drain-Source On-Resistance	R _{Ds(on)}	V _{GS} =-10V, ID=-8A			0.16	Ω
		V _{GS} =-4.5V, ID=-6A			0.20	
Forward Transconductance	g _{fs}	V _{Ds} =-10V, ID=-8A		8		S
Diode Forward Voltage	V _{SD}	I _S =-12A, V _{GS} =0V			-1.3	V
Dynamic						
Total Gate Charge	Q _g	V _{Ds} =-80V, V _{GS} =-4.5V ID=-8.0A		16	25	nC
Gate-Source Charge	Q _{gs}			4.4		
Gate-Drain Charge	Q _{gd}			8.7		
Input Capacitance	C _{iss}	V _{Ds} =-25V, V _{GS} =0V f=1MHz		1590	2550	pF
Output Capacitance	C _{oss}			110		
Reverse Transfer Capacitance	C _{rss}			70		
Turn-On Time	t _{d(on)}	V _{DD} =-50V, R _D =6.25Ω ID=-8.0A, V _G =-10V R _G =3.3Ω		9		nS
	t _r			14		
Turn-Off Time	t _{d(off)}			45		
	t _f			40		



SPC1810

N & P Pair Enhancement Mode MOSFET

TYPICAL CHARACTERISTICS (NMOS)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature



SPC1810

N & P Pair Enhancement Mode MOSFET

TYPICAL CHARACTERISTICS (NMOS)




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics



SPC1810

N & P Pair Enhancement Mode MOSFET

TYPICAL CHARACTERISTICS (NMOS)




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform



SPC1810

N & P Pair Enhancement Mode MOSFET

TYPICAL CHARACTERISTICS (PMOS)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature



SPC1810

N & P Pair Enhancement Mode MOSFET

TYPICAL CHARACTERISTICS (PMOS)




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics



SPC1810

N & P Pair Enhancement Mode MOSFET

TYPICAL CHARACTERISTICS (PMOS)




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform



SPC1810

N & P Pair Enhancement Mode MOSFET

Information provided is alleged to be exact and consistent. SYNC Power Corporation presumes no responsibility for the penalties of use of such information or for any violation of patents or other rights of third parties which may result from its use. No license is granted by allegation or otherwise under any patent or patent rights of SYNC Power Corporation. Conditions mentioned in this publication are subject to change without notice. This publication surpasses and replaces all information previously supplied. SYNC Power Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of SYNC Power Corporation.

© The SYNC Power logo is a registered trademark of SYNC Power Corporation
© 2020 SYNC Power Corporation – Printed in Taiwan – All Rights Reserved

SYNC Power Corporation
7F-2, No.3-1, Park Street
NanKang District (NKSP), Taipei, Taiwan 115
Phone: 886-2-2655-8178
Fax: 886-2-2655-8468
© <http://www.syncpower.com>