



# SPC6606

## N & P Pair Enhancement Mode MOSFET

### DESCRIPTION

The SPC6606 is the N-Channel and P-Channel enhancement mode power field effect transistors which are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where high-side switching, low in-line power loss, and resistance to transients are needed.



### FEATURES

- N-Channel
  - 12V/4.0A,  $R_{DS(ON)}=26m\Omega @ V_{GS}=4.5V$
  - 12V/3.0A,  $R_{DS(ON)}=35m\Omega @ V_{GS}=2.5V$
  - 12V/2.0A,  $R_{DS(ON)}=50m\Omega @ V_{GS}=1.8V$
- P-Channel
  - 12V/-3.3A,  $R_{DS(ON)}=70m\Omega @ V_{GS}=-4.5V$
  - 12V/-2.8A,  $R_{DS(ON)}=85m\Omega @ V_{GS}=-2.5V$
  - 12V/-2.3A,  $R_{DS(ON)}=110m\Omega @ V_{GS}=-1.8V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- TDFN2x2-6L package design


### APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

### PIN CONFIGURATION( TDFN2x2-6L)



### PART MARKING



**Y : Year Code**  
**W : Week Code**



# SPC6606

## N & P Pair Enhancement Mode MOSFET

### PIN DESCRIPTION

Pin	Symbol	Description
1	S1	Source 1
2	G1	Gate 1
3	D2	Drain 2
4	S2	Source 2
5	G2	Gate 2
6	D1	Drain1

### ORDERING INFORMATION

Part Number	Package	Part Marking
SPC6606TDN6RGB	TDFN2x2-6L	6606

※ Week Code : A ~ Z( 1 ~ 26 ) ; a ~ z( 27 ~ 52 )

※ SPC6606TDN6RGB : Tape Reel ; Pb – Free ; Halogen -Free

### ABSOLUTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical		Unit	
		N-Channel	P-Channel		
Drain-Source Voltage	V <sub>DSS</sub>	12	-12	V	
Gate –Source Voltage	V <sub>GSS</sub>	±8	±8	V	
Continuous Drain Current(T <sub>J</sub> =150°C) <sup>a, b</sup>	I <sub>D</sub>	TA=25°C	4.5	-4.3	A
		TA=70°C	4.5	-3.8	
Pulsed Drain Current	I <sub>DM</sub>	20	-15	A	
Continuous Source Current(Diode Conduction) <sup>b</sup> TA=25°C	I <sub>S</sub>	1.6	-1.6	A	
Power Dissipation <sup>b</sup>	P <sub>D</sub>	TA=25°C	1.9		W
		TA=70°C	1.2		
Operating Junction Temperature	T <sub>J</sub>	-55/150		°C	
Storage Temperature Range	T <sub>STG</sub>	-55/150		°C	
Thermal Resistance-Junction to Ambient	T ≤ 5sec	R <sub>θJA</sub>	65	65	°C/W
Thermal Resistance-Junction to Case	Steady State	R <sub>θJC</sub>	16	16	

Notes:

A. Package limited.

B. Surface mounted on 1" x 1" FR4 board. t = 5s



# SPC6606

## N & P Pair Enhancement Mode MOSFET







### ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	N-Ch	12		V
		V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	P-Ch	-12		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	N-Ch	0.4	1.0	
		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA	P-Ch	-0.4	-1.0	
Gate Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V	N-Ch		100	nA
		V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V	P-Ch		-100	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =12V, V <sub>GS</sub> =0V	N-Ch		1	uA
		V <sub>DS</sub> =-12V, V <sub>GS</sub> =0V	P-Ch		-1	
		V <sub>DS</sub> =12V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C	N-Ch		10	
		V <sub>DS</sub> =-12V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C	P-Ch		-10	
On-State Drain Current	I <sub>D(on)</sub>	V <sub>DS</sub> ≤ 4.5V, V <sub>GS</sub> = 5V	N-Ch	15		A
		V <sub>DS</sub> ≤ -4.5V, V <sub>GS</sub> = -5V	P-Ch	-10		
Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =4.0A	N-Ch		26	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3.3A	P-Ch		70	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =3.0A	N-Ch		35	
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-2.8A	P-Ch		85	
		V <sub>GS</sub> =1.8V, I <sub>D</sub> =2A	N-Ch		50	
		V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-2.3A	P-Ch		110	
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =3.5A	N-Ch		10	S
		V <sub>DS</sub> =-5V, I <sub>D</sub> =-3.5A	P-Ch		8.5	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =1A, V <sub>GS</sub> =0V	N-Ch		1	V
		I <sub>S</sub> =-1.5A, V <sub>GS</sub> =0V	P-Ch		-1.2	
<b>Dynamic</b>						
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> =6V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =4.0A	N-Ch		8.6	nC
Gate-Source Charge	Q <sub>gs</sub>		P-Ch		10.1	
		Gate-Drain Charge	Q <sub>gd</sub>	N-Channel V <sub>DS</sub> =-6V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3A	N-Ch	
P-Ch				1.21		
Input Capacitance	C <sub>iss</sub>	N-Channel V <sub>DS</sub> =6V, V <sub>GS</sub> =0V, f=1MHz	N-Ch		510	pF
			P-Ch		595	
Output Capacitance	C <sub>oss</sub>	P-Channel V <sub>DS</sub> =-6V, V <sub>GS</sub> =0V, f=1MHz	N-Ch		165	
			P-Ch		290	
Reverse Transfer Capacitance	C <sub>rss</sub>		N-Ch		105	
			P-Ch		255	
Turn-On Time	td(on)	N-Channel V <sub>DD</sub> =6V, I <sub>D</sub> =3.0A V <sub>GEN</sub> =4.5V, R <sub>G</sub> =3.3Ω	N-Ch		5.2	nS
	tr		P-Ch		5.6	
Turn-Off Time	td(off)	P-Channel V <sub>DD</sub> =-6V, I <sub>D</sub> =-4.0A V <sub>GEN</sub> =-4.5V, R <sub>G</sub> =3.3Ω	N-Ch		34	
			P-Ch		32.2	
	tf		N-Ch		23	
			P-Ch		45.6	
			N-Ch		9.2	
			P-Ch		29.2	



# SPC6606 N & P Pair Enhancement Mode MOSFET

## TYPICAL CHARACTERISTICS (N-Channel)





# SPC6606 N & P Pair Enhancement Mode MOSFET

## TYPICAL CHARACTERISTICS (N-Channel)




Fig 7 Capacitance vs. Drain Voltage




Fig. 8 Safe Operation Area




Fig. 9 Normalized Maximum Transient Thermal Impedance



# SPC6606 N & P Pair Enhancement Mode MOSFET

## TYPICAL CHARACTERISTICS ( P-Channel )




Fig. 10 Typical Output Characteristics




Fig. 11 On-Resistance vs. Gate Voltage




Fig. 12 Normalized  $V_{GS(th)}$  vs. Temp




Fig. 13 Normalized On-Resistance vs. Temp




Fig. 14 Output Characteristics




Fig. 15 Gate Charge Characteristics



# SPC6606 N & P Pair Enhancement Mode MOSFET

## TYPICAL CHARACTERISTICS (P-Channel)




Fig. 16 Capacitance vs. Drain Voltage




Fig. 17 Safe Operation Area




Fig. 18 Normalized Maximum Transient Thermal Impedance



# SPC6606

## N & P Pair Enhancement Mode MOSFET

---

Information provided is alleged to be exact and consistent. SYNC Power Corporation presumes no responsibility for the penalties of use of such information or for any violation of patents or other rights of third parties which may result from its use. No license is granted by allegation or otherwise under any patent or patent rights of SYNC Power Corporation. Conditions mentioned in this publication are subject to change without notice. This publication surpasses and replaces all information previously supplied. SYNC Power Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of SYNC Power Corporation.

© The SYNC Power logo is a registered trademark of SYNC Power Corporation

© 2020 SYNC Power Corporation – Printed in Taiwan – All Rights Reserved

SYNC Power Corporation

7F-2, No.3-1, Park Street

NanKang District (NKSP), Taipei, Taiwan 115

Phone: 886-2-2655-8178

Fax: 886-2-2655-8468

© <http://www.syncpower.com>