



# SPCR02A

# Sound Controller with 40KB MROM and Serial RAM Interface

SEP. 19, 2001

Version 1.5





# **Table of Contents**

		PAGE
1.	. GENERAL DESCRIPTION	3
2.	BLOCK DIAGRAM	3
3.	. FEATURES	3
4.	. APPLICATION FIELD	3
	SIGNAL DESCRIPTIONS*	
6.	FUNCTIONAL DESCRIPTIONS	5
	6.1. CPU	5
	6.2. ROM AREA	5
	6.3. RAM AREA	5
	6.4. MAP OF MEMORY AND I/Os	5
	6.5. I/O PORT CONFIGURATIONS*	5
	6.6. TIMER/COUNTER	6
	6.7. SPEECH AND MELODY	6
	6.8. Power Savings Mode	6
7.	. ELECTRICAL SPECIFICATIONS	7
	7.1. ABSOLUTE MAXIMUM RATINGS	7
	7.2. DC/AC CHARACTERISTICS	7
	7.3. THE RELATIONSHIP BETWEEN THE R <sub>OSC</sub> AND THE F <sub>CPU</sub>	7
8.	. APPLICATION CIRCUIT	8
9.	. PACKAGE/PAD LOCATIONS	9
	9.1. PAD ASSIGNMENT	9
	9.2. Ordering Information	9
	9.3. PAD LOCATIONS	10
10	0 DISCLAIMER	11




# SOUND CONTROLLER WITH 40KB MROM AND SERIAL RAM INTERFACE

#### 1. GENERAL DESCRIPTION

The SPCR02A is a CPU based device for recording (one channel) and playback (two channel) that includes a CMOS 8-bit microprocessor, 40K-byte MROM (speech is compressed by 4-bit ADPCM with approx. 12sec. speech duration @ 7KHz sampling rate). It also includes Serial SRAM Interface and 128-byte working SRAM. It includes two Timer/Counters, 20 software selectable I/Os, two 8-bit audio current output D/A, MIC (microphone) input, and AGC function. For audio processing, melody and speech can be mixed into one output. It operates over a single power voltage range of 2.4V - 5.5V. In addition, the SPCR02A has a Clock Stop mode for power savings. The power savings mode saves the SRAM contents, but freezes the oscillator, causing all other chip functions to be inoperative. The Max. CPU clock frequency is 6.0MHz. It has an instruction cycle rate of 2 clock cycles (min.) - 6 clock cycles (max.). The SPCR02A includes, not only the latest technology, but also the full commitment and technical support of Sunplus.

#### 2. BLOCK DIAGRAM



#### 3. FEATURES

- 8-bit microprocessor
- Software-based audio processing
- Provides 40K-byte MROM for program and audio data with approx. 12 sec. speech @ 7KHz sampling rate with ADPCM
- 128-bytes working SRAM
- Operating voltage (single power): 2.4V 3.6V

3.6V - 5.5V

- Supports Rosc
- Max. CPU clock speed: 6.0MHz @ 5.0V
- Serial SRAM Interface
- Standby mode (Clock Stop mode) for power savings. Max. 5µA @ 5.0V
- Below 1000ns instruction cycle time @ 4.0MHz CPU clock
- Provides 20 general I/Os
- Two 12-bit timer/counters
- Two 8-bit audio current output (D/A)
- 6 INT sources
- Sunplus Serial SRAM Chip-Set Options
  - SPRS256A (10sec @ 6.4KHz sampling rate)
  - SPRS512C (20sec @ 6.4KHz sampling rate)
  - SPRS1024C (40sec @ 6.4 Sampling Rate)
- Key wake -up function
- MIC input with AGC and Comparator

#### 4. APPLICATION FIELD

- Intelligent education toys
  - Ex. Pattern to voice (animal, car, color, etc.)

    Spelling (English or Chinese)

    Math
- High end toy controller
- Talking instrument controller
- General speech recorder
- Interactive games
- Industrial controller



# 5. SIGNAL DESCRIPTIONS\*

Mnemonic	PIN No.	Туре	Description	
VDD	10	I	Positive supply for logic and I/O pins.	
VSS	3	I	Ground reference for logic and I/O pins.	
RESET	4	I	RESET input (This pin is active low reset for the chip)	
ROSC	11	ı	ROSC input	
SDA	21	I/O	External SRAM interface with the following Serial SRAM Chip-Set Options: SPRS256A,	
SCL	22	0	SPRS512C, and SPRS1024C.	
CSB	23	0		
AUD1	17	0	AUDIO output A	
MIC	13	I	Microphone input	
OPIN	15	I	Preamplifier Input	
OPOUT	16	0	Preamplifier Output	
ALC	14	I	Automatic Gain Control	
AUD2	12	0	AUDIO output B	
		I/O	Port B is an 8-bit bi-directional programmable Input / Output port with Pull-low or	
IOB0	30	I/O	Open-drain option. As inputs, Port B can be in either the Pure or Pull-low states. As	
IOB1	31	I/O	outputs, Port B can be either Buffer or Open-drain NMOS types (Sink current).	
IOB2	32	I/O		
IOB3	33	I/O		
IOB6	1	I/O		
IOB7	2		**See note 1 and 2 below.	
			Port C is an 8-bit bi-directional programmable Input / Output port with Pull-high or	
IOC0	24	I/O	Open-drain option. As inputs, Port C can be in either the Pure or Pull-high states. As	
IOC1	25	I/O	outputs Port C can be a Buffer or Open-drain type. Port C3 - C0 are Open-drain NMOS	
IOC2	26	I/O	type (Sink current) and Port C7 - C6 are Open-drain NMOS (Sink current).	
IOC3	27	I/O	IOC1: EXT INT IN	
IOC6	28	I/O	IOC2: EXT COUNT IN	
IOC7	IOC7 29 I/O		**See note 1 and 2 below.	
			Port D is an 8-bit bi-directional Input / Output port with Pull-low or Open-drain option. As	
IOD0	20	I/O	inputs, Port D can be either Pure or Pull-low states. As outputs, Port D can be either	
IOD1	19	I/O	Buffer or Open-drain PMOS (send current). Also, Port D can be software programmed	
IOD2	18	I/O	for wake-up I/O pins.	
IOD3	9	I/O	(Key change, Wake up I/O)	
IOD4	8	I/O		
IOD5	7	I/O		
IOD6	6	I/O		
IOD7	5	I/O	**See note 1 and 2 below.	

 $<sup>^{\</sup>star}$  Refer to SPC Programming Guide for complete information.

<sup>\*\*</sup>Note: 1.) Three input states can be specified; Pure Input, Pull-High or Pull Low.

<sup>2.)</sup> Three output states can be specified as Buffer output, Open Drain PMOS output (send), or Open Drain NMOS output (sink).



#### 6. FUNCTIONAL DESCRIPTIONS

#### 6.1. CPU

The SPCR02A 8-bit microprocessor is a high performance processor equipped with Accumulator, Program Counter, X Register, Stack pointer and Processor Status Register (this is the same as the 6502 instruction structure). SPCR02A is able to perform with 6.0MHz (max.) depending on the application specifications.


#### 6.2. ROM Area

The SPCR02A provides a 40K-byte MROM that can be defined as the program area, audio data area, or both.

#### 6.3. RAM Area

The SPCR02A total RAM consists of 128 bytes (including Stack) at locations from \$80 through \$FF.

#### 6.4. Map of Memory and I/Os



\*INT SOURCE:

- INTA (from TIMER A)
- INTB (from TIMER B)
- CPU CLK / 1024
- CPU CLK / 8192
- CPU CLK / 65536

#### - EXT INT

6.5. I/O Port Configurations\*

Input/Output IOB port: IOB3 - 0


input data

OD-NMOS
output
data


Opinion buffer
or buffer
foot buffer
control

OD-NMOS
or buffer
fook


#### Input/Output IOB port: IOB7,6




#### Input/Output IOC port: IOC3 - 0



# Input/Output IOC port : IOC7,6




#### Input/Output IOD port: IOD3 - 0



OD: Open Drain



Input/Output IOD port: IOD7 - 4



\*Values shown are for VDD = 5.0V test conditions only.

#### 6.6. Timer/Counter

The SPCR02A contains two 12-bit timer/counters, TMA and TMB respectively. TMA can be specified as a timer or a counter, but TMB can only be used as a timer. In the timer mode, TMA and TMB are re-loaded up-counters. When timer overflows from \$0FFF to \$0000, the carry signal will make the timer automatically reload to the user's pre-set value and be up-counted again. At the same time, the carry signal will generate the INT signal if the corresponding bit is enabled in the INT ENABLE Register. If TMA is specified as a counter, users can reset by loading #0 into the counter. After the counter has been activated, the value of the counter can also be read from the counters at the same time. The read instruction will not reset or affect the value of the counter

#### 6.8. Power Savings Mode

The SPCR02A provides a power savings mode (Standby mode) for those applications that require very low stand-by current. To enter standby mode, the Wake-Up Register should be enabled and then stop the CPU clock by writing the STOP CLOCK Register. The CPU will then go to the stand-by mode. In such a mode, RAM and I/Os will remain in their previous states until being

Clock source of Timer/Counter can be selected as follows:

1	imer/Counter	Clock Source			
	12-BIT TIMER	CPU CLOCK (T) or T/4			
TMA	12-BIT COUNTER	T/64, T/8192, T/65536 or EXT CLK			
TMB	12-BIT TIMER	T or T/4			
MODE	SELECT REGISTER	TMA only, select timer or counter			
TIMER	CLOCK SELECTOR	Select T or T/4			

#### 6.7. Speech and Melody

Since the SPCR02A provides a large ROM and wide range of CPU operation speeds, it is most suitable for speech and melody synthesis.

For speech synthesis, the SPCR02A can provide NMI for accurate sampling frequency. For recording users can record the sound and digitize it into the external Serial SRAM. The sound data can be played back in the sequence of the control functions as designed by the user's program. For pre-recorded data several algorithms are recommended for high fidelity and compression of sound including PCM, LOG PCM, and ADPCM.

For melody synthesis, the SPCR02A provides the dual tone mode. After selecting the dual tone mode, users only need to fill either TMA or TMB, or both TMA and TMB to generate expected frequency for each channel. The hardware will toggle the tone wave automatically without entering into an interrupt service routine. Users are able to simulate musical instruments or sound effects by simply controlling the envelope of tone output.

awakened. Port IOD7-0 is the only wake-up source in the SPCR02A. After the SPCR02A is awakened, the internal CPU will go to the RESET State (Tw  $\geq 65536 \, x \, T1)$  and then continue processing the program. Wakeup Reset will not affect RAM or I/Os. (See FIG.1)




FIG. 1

T1 = 1 / ( $F_{CPU}$ ), Tw  $\geq$  65536 x T1



# 7. ELECTRICAL SPECIFICATIONS

# 7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V <sub>+</sub>	< 7.0V
Input Voltage Range	$V_{IN}$	-0.5V to V <sub>+</sub> + 0.5V
Operating Temperature	T <sub>A</sub>	-10℃ to +70℃
Storage Temperature	T <sub>STO</sub>	-50°C to +150°C


**Note:** Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

#### 7.2. DC/AC Characteristics


a		Limit				
Characteristics	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Operating Voltage	VDD	2.4	-	5.5	V	
Operating Current	I <sub>OP</sub>	-	4.0	10	mA	F <sub>OSC</sub> = 4.0MHz @ 5.0V, no load
Standby Current	I <sub>STBY</sub>	-	-	2.0	μА	VDD = 5.0V
OSC frequency	Fosc	-	3.0	6.0	MHz	VDD = 5.0V
Audio output current	IA <sub>UD</sub>	-	-1.2	-	mA	VDD = 5.0V
Input high level	V <sub>IH</sub>	3.0	-	-	V	VDD = 5.0V
Input Low level	V <sub>IL</sub>	-	-	0.8	V	VDD = 5.0V
Output high I		-1.0	-	-	mA	VDD = 5.0V
IOB, IOC, IOD	I <sub>OH</sub>					V <sub>OH</sub> = 4.2V
Output sink I		4.0	-	-	mA	VDD = 5.0V
IOB, IOC, IOD	I <sub>OL</sub>	4.0				V <sub>OL</sub> = 0.8V
Input resistor		-	30	-	Kohm	Dull Law on Dull High
IOB, IOC, IOD	R <sub>IN</sub>					Pull Low or Pull High
OSC frequency	F <sub>CPU</sub>	-	-	4.0	MHz	VDD = 3.0V

# 7.3. The Relationship between the $R_{\text{OSC}}$ and the $F_{\text{CPU}}$

# 7.3.1. VDD = 3.0V, $T_A = 25^{\circ}$ C




# 7.3.2. VDD = 4.5V, $T_A = 25^{\circ}C$






# 8. APPLICATION CIRCUIT





#### 9. PACKAGE/PAD LOCATIONS

#### 9.1. PAD Assignment



 $\label{eq:chip Size: 2220} Chip \mbox{ Size: 2220} \mu\mbox{m x 2120} \mu\mbox{m}$  This IC substrate should be connected to VSS

Note1: Chip size included scribe line.

Note2: The  $0.1 \mu F$  capacitor between VDD and VSS should be placed to IC as close as possible.

#### 9.2. Ordering Information

Product Number	Package Type	
SPCR02A-nnnnV-C	Chip form	

Note1: Code number (nnnnV) is assigned for customer.

Note2: Code number (nnnn = 0000 - 9999); version (V = A - Z).





# 9.3. PAD Locations

PAD No.	PAD Name	X	Υ
1	IOB6	-915	518
2	IOB7	-917	288
3	VSS	-897	63
4	RESET	-833	-807
5	IOD7	-669	-825
6	IOD6	-502	-825
7	IOD5	-345	-825
8	IOD4	-175	-825
9	IOD3	-14	-825
10	VDD	152	-832
11	ROSC	304	-821
12	AUD2	465	-821
13	MIC	614	-821
14	ALC	775	-821
15	OPIN	925	-821
16	OPOUT	908	-620
17	AUD1	891	-451
18	IOD2	904	-290
19	IOD1	904	-121
20	IOD0	935	106
21	SDA	937	333
22	SCL	937	557
23	CSB	613	893
24	IOC0	474	892
25	IOC1	313	895
26	IOC2	176	894
27	IOC3	15	893
28	IOC6	-119	894
29	IOC7	-278	893
30	IOB0	-437	898
31	IOB1	-569	897
32	IOB2	-742	903
33	IOB3	-908	901





#### 10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.





# 11. REVISION HISTORY

Date	Revision #	Description	Page		
NOV. 28, 1997	1.0	Original			
DEC. 27, 1997	1.1	Modify error.  IOB4 -> IOB6, IOB5 -> IOB7, IOC4 -> IOC6, IOC5 -> IOC7			
FEB. 06, 1998	1.2	Modify error.  OB4 -> IOB6, IOB5 -> IOB7, IOC4 -> IOC6, IOC5 -> IOC7			
AUG. 18, 1998	1.3	Correction error.			
DEC. 15, 1999	1.4	1. Modify Format 2. Add PIN No. 3. Add "DISCLAIMER"			
SEP. 19, 2001	1.5	1. Modify operating voltage: 2.4V - 3.4V -> 2.4V - 3.6V 2. Correct chip size 3. Add Note1 and Note2 in the "9.1 PAD Assignment" 4. Renew to a new document format	3 9 9		