

DESCRIPTION

The SPE0332 are designed by TVS bi-direction device that is to protect sensitive electronics from damage or latch-up due to ESD. They are designed for use in applications where board space is at a premium. SPE0332 will protect 2-line, and may be used on line where the signal polarities swing above and below ground.

SPE0332 offer desirable characteristics for board level protection including fast response time, low operating and clamping voltage, and no device degradation.

SPE0332 may be used to meet the immunity requirements of IEC 61000-4-2, level 4. The small SOT-23 package makes them ideal for use in portable electronics such as cell phones, PDA's, notebook computers, and digital cameras.


APPLICATIONS

- Cellular Handsets and Accessories
- ♦ Cordless Phone
- **♦** Communication systems
- Notebooks and Handhelds
- ◆ Portable Instrumentation
- ◆ Audio and video equipment
- ◆ Subscriber Identity Module (SIM) card protection


FEATURES

- ESD protection of two lines
- ◆ Max. peak pulse power: Ppk = 350 W
- ◆ Low clamping voltage: VCL = 26 V
- Small SMD plastic package
- ◆ Ultra low leakage current: IRM < 90 nA</p>
- ESD protection up to 23 kV
- ♦ IEC 61000-4-2, level 4 (ESD)
- ♦ IEC 61000-4-5 (surge); IPP = 15 A

PIN CONFIGURATION (SOT-23)



PART MARKING



Y: Year Code W: Week Code

ORDERING INFORMATION

Part Number	Package	Part Marking
SPE0332S23RGB	SOT-23	E3YW

※ SPE0332S23RGB: Tape Reel; Pb − Free; Halogen − Free

ABSOULTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Peak Pulse Power (tp = 8/20 μs)	Ppk	350	W
Maximum Peak Pulse Current (tp = 8/20 μs)	Ipp	15	A
ESD per IEC 61000 – 4 – 2 (Air)	Vpp	±15	KV
ESD per IEC 61000 – 4 – 2 (Contact)	Vpp	±8	KV
Operating Junction Temperature	Tı	-65 ~ 150	°C
Storage Temperature Range	Tstg	-65 ~ 150	°C
Lead Soldering Temperature	TL	260 (10sec)	°C

ELECTRICAL CHARACTERISTICS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Тур	Max.	Unit
Reverse Stand – Off Voltage	Vrwm				3.3	V
Reverse Breakdown Voltage	VBR	It=5mA	5.8	6.4	6.9	V
Reverse Leakage Current	Irm	VRWM=3.3V , TA=25°C		0.09	2	μΑ
Differential Resistance	rdif	IR=1mA			400	Ω
Clamping Voltage	Vcl	Ipp=1A, tp = $8/20 \mu s$			8	V
Clamping Voltage	Vcl	Ipp=15A, tp = $8/20 \mu s$			26	V
Junction Capacitance	Cj	Between I/O Pin and GND VR=0V, f=1MHz		101		pF

TYPICAL CHARACTERISTICS




Fig 1. 8/20 µs pulse waveform according to IEC 61000-4-5






Fig 2. ESD pulse waveform according to IFC 61000-4-2

TYPICAL CHARACTERISTICS





T_{amb} = 25 °C

Fig 3. Peak pulse power as a function of exponential pulse duration t_p; typical values




Fig 4. Relative variation of peak pulse power as a function of junction temperature; typical values




Fig 5. Diode capacitance as a function of reverse voltage; typical values




Fig 7. Relative variation of reverse leakage current as a function of junction temperature; typical values


Fig 8. V-I characteristics for a bidirectional ESD protection diode

APPLICATION NOTE

Device Connection for Protection of Two Data Lines

SPE0332 is designed to protect up to two data lines. The bidirection device is connected as follows:


1. The TVS protection of two I/O lines is achieved by connecting pins 1 and 2 to the data lines. Pin 3 is connected to ground. The ground connection should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance.



Circuit Board Layout Recommendations for Suppression of ESD


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:


- 1. Place the TVS near the input terminals or connectors to restrict transient coupling.
- 2. Minimize the path length between the TVS and the protected line.
- 3. Minimize all conductive loops including power and ground loops.
- 4. The ESD transient return path to ground should be kept as short as possible.
- 5. Never run critical signals near board edges.
- 6. Use ground planes whenever possible.





SOT-23 PACKAGE OUTLINE





Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.900	1.200	0.035	0.043	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.100	0.035	0.039	
b	0.300	0.500	0.012	0.020	
С	0.080	0.150	0.003	0.006	
D	2.800	3.000	0.110	0.118	
E	1.200	1.400	0.047	0.055	
E1	2.250	2.550	0.089	0.100	
е	0.950 TYP		0.037 TYP		
e1	1.800	2.000	0.071	0.079	
L	0.550 REF		0.022 REF		
L1	0.300	0.500	0.012	0.020	
θ	0°	8°	0°	6°	

Information provided is alleged to be exact and consistent. SYNC Power Corporation presumes no responsibility for the penalties of use of such information or for any violation of patents or other rights of third parties which may result from its use. No license is granted by allegation or otherwise under any patent or patent rights of SYNC Power Corporation. Conditions mentioned in this publication are subject to change without notice. This publication surpasses and replaces all information previously supplied. SYNC Power Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of SYNC Power Corporation.

© The SYNC Power logo is a registered trademark of SYNC Power Corporation
© 2019 SYNC Power Corporation – Printed in Taiwan – All Rights Reserved
SYNC Power Corporation
7F-2, No.3-1, Park Street
NanKang District (NKSP), Taipei, Taiwan, 115, R.O.C
Phone: 886-2-2655-8178

Phone: 886-2-2655-8178 Fax: 886-2-2655-8468 © http://www.syncpower.com