



# SPEAR-09-H042


SPEAr™ Head200

ARM 926, 200 K customizable eASIC™ gates, large IP portfolio SoC

Data Brief

## Features

- ARM926EJ-S -  $f_{MAX}$  266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces
- 200K customizable equivalent ASIC gates (16K LUT equivalent) with 8 channels internal DMA high speed accelerator function and 87 dedicated general purpose I/Os
- Multilayer AMBA 2.0 compliant bus with  $f_{MAX}$  133 MHz
- Programmable internal clock generator with enhanced PLL function, specially optimized for E.M.I. reduction
- 16 KB single port SRAM embedded
- Dynamic RAM interface: 8/16 bit DDR, 8/16 bit SDRAM
- SPI interface connecting serial ROM and Flash devices
- 2 USB 2.0 Host independent ports with integrated PHYs
- USB 2.0 device with integrated PHY
- Ethernet MAC 10/100 with MII management interface
- 1 independent UART up to 115 Kbps (software flow control mode)
- I<sup>2</sup>C master mode, fast and slow speed
- 6 general purpose I/Os



- Real time clock
- WatchDog
- 4 general purpose timers
- Operating temperature: - 40 to 85 °C
- Package: LFBGA289 (15x15x1.7mm pitch 0.8mm)

## Description

SPEAr Head200 is a powerful digital engine belonging to SPEAr family, the innovative customizable system-on-chip.

The device integrates an ARM core with a large set of proven IPs (Intellectual Properties) and a configurable logic block that allows very fast customization of unique and/or proprietary solutions, with low effort and low investment.

Optimized for embedded applications.

**Table 1. Device summary**

Order code	Package	Packing
SPEAR-09-H042	LFBGA289 (15x15x1.7mm)	Tray

# Contents

<b>1</b>	<b>Introduction</b> .....	<b>3</b>
<b>2</b>	<b>Features modification</b> .....	<b>4</b>
2.1	Analog to digital converter (ADC) .....	4
2.2	eASIC GPIOs .....	4
2.3	External FPGA emulation mode .....	4
2.4	Dynamic RAM data path .....	4
2.5	UARTs .....	4
<b>3</b>	<b>Pin description</b> .....	<b>5</b>
3.1	Interface signals .....	5
3.2	Power connections .....	11
3.3	Ballout top view .....	13
<b>4</b>	<b>Package outline assembly</b> .....	<b>14</b>
<b>5</b>	<b>Revision history</b> .....	<b>16</b>

# 1 Introduction

This data brief describes the differences between SPEAr Head200 (SPEAR-09-H022) and the one packaged in LFBGA289 balls 0.8mm pitch (SPEAR-09-H042).

In this document the main package characteristics are described as well as the chip features modifications.

The reference specifications, for the SPEAR-09-H022 are available on the web at: [www.st.com](http://www.st.com).

## 2 Features modification

To fit the new small package a number of features has been reduced or limited:

- Analog to digital converter (ADC)
- eASIC GPIOs
- External FPGA emulation mode
- Dynamic RAM data path
- UARTs

### 2.1 Analog to digital converter (ADC)

ADC feature has been completely deleted so the 16 analog channels, the related test output, the power balls and the reference voltages have been removed.

### 2.2 eASIC GPIOs

SPEAR-09-H022 features 112 GPIOs in the eASIC customizable part, some of these I/Os have been removed, but 87 are still available on SPEAR-09-H042.

Unusable hidden eASIC GPIOs (74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100-111) must be configured as inputs.

### 2.3 External FPGA emulation mode

SPEAR-09-H022 has the capability to emulate the internal eASIC behavior with an external FPGA through the component GPIOs. This feature has been completely removed on SPEAR-09-H042 hence the development boards must use the 420 PBGA components.

### 2.4 Dynamic RAM data path

The SPEAR component features a multi purpose memory controller to interface SDRAM or DDR memories able to work with different data path widths.

While SPEAR-09-H022 handles 8 and 16-bit DDRs or 8, 16 and 32-bit SDRAMs, on SPEAR-09-H042 to save 16 data balls and the related "data mask" balls, the SDRAM data path has been limited to 16-bit like the DDR one.

### 2.5 UARTs

Two of the original UART interfaces have been removed, SPEAR-09-H042 features just the UART1 interface.

### 3 Pin description

*Table 2* shows the component signals, grouped by function, and the relative ballout diagram.

#### 3.1 Interface signals

**Table 2. Interface signals**

Group	Signal Name	Ball	Direction	Function
Debug	TEST0	A14	Input	Test configuration port. For the functional mode they have to be set to 0
	TEST1	H14		
	TEST2	H13		
	TEST3	H12		
	PLL_BYPASS	G1	Input	Enable / disable PLL bypass
eASIC	eASICGP_IO[00]	G4	I/O	eASIC general purpose I/O
	eASICGP_IO[01]	H7		
	eASICGP_IO[02]	H6		
	eASICGP_IO[03]	H5		
	eASICGP_IO[04]	F3		
	eASICGP_IO[05]	E4		
	eASICGP_IO[06]	F5		
	eASICGP_IO[07]	D2		
	eASICGP_IO[08]	E3		
	eASICGP_IO[09]	D3		
	eASICGP_IO[10]	D1		
	eASICGP_IO[11]	G6		
	eASICGP_IO[12]	G7		
	eASICGP_IO[13]	D4		
	eASICGP_IO[14]	C1		
	eASICGP_IO[15]	E5		
	eASICGP_IO[16]	F6		
	eASICGP_IO[17]	B1		
	eASICGP_IO[18]	E6		
	eASICGP_IO[19]	B4		
	eASICGP_IO[20]	F7		
	eASICGP_IO[21]	A1		

Table 2. Interface signals (continued)

Group	Signal Name	Ball	Direction	Function
	eASICGP_IO[22]	A3		
	eASICGP_IO[23]	A4		
	eASICGP_IO[24]	C2		
	eASICGP_IO[25]	F4		
	eASICGP_IO[26]	C3		
	eASICGP_IO[27]	C5		
	eASICGP_IO[28]	B5		
	eASICGP_IO[29]	H8		
	eASICGP_IO[30]	B2		
	eASICGP_IO[31]	G5		
	eASICGP_IO[32]	B3		
	eASICGP_IO[33]	A2		
	eASICGP_IO[34]	C4		
	eASICGP_IO[35]	A5		
	eASICGP_IO[36]	H9		
	eASICGP_IO[37]	C6		
	eASICGP_IO[38]	G9		
	eASICGP_IO[39]	C7		
	eASICGP_IO[40]	D5		
	eASICGP_IO[41]	B6		
	eASICGP_IO[42]	A6		
	eASICGP_IO[43]	G8		
	eASICGP_IO[44]	E8		
	eASICGP_IO[45]	E9		
	eASICGP_IO[46]	D8		
	eASICGP_IO[47]	B7		
	eASICGP_IO[48]	E7		
	eASICGP_IO[49]	F8		
	eASICGP_IO[50]	A7		
	eASICGP_IO[51]	B8		
	eASICGP_IO[52]	A8		
	eASICGP_IO[53]	D9		
	eASICGP_IO[54]	D6		
	eASICGP_IO[55]	F9		
	eASICGP_IO[56]	D7		

Table 2. Interface signals (continued)

Group	Signal Name	Ball	Direction	Function
	eASICGP_IO[57]	F10		
	eASICGP_IO[58]	C9		
	eASICGP_IO[59]	B9		
	eASICGP_IO[60]	A9		
	eASICGP_IO[61]	G10		
	eASICGP_IO[62]	C8		
	eASICGP_IO[63]	E10		
	eASICGP_IO[64]	D10		
	eASICGP_IO[65]	C10		
	eASICGP_IO[66]	B10		
	eASICGP_IO[67]	A10		
	eASICGP_IO[68]	G11		
	eASICGP_IO[69]	F11		
	eASICGP_IO[70]	E11		
	eASICGP_IO[71]	D11		
	eASICGP_IO[72]	C11		
	eASICGP_IO[73-74]	B11		
	eASICGP_IO[75-76]	A11		
	eASICGP_IO[77-78]	A12		
	eASICGP_IO[79-80]	B12		
	eASICGP_IO[81-82]	C12		
	eASICGP_IO[83-84]	D12		
	eASICGP_IO[85-86]	E12		
	eASICGP_IO[87-88]	A13		
	eASICGP_IO[89-90]	B13		
	eASICGP_IO[91-92]	C13		
	eASICGP_IO[93-94]	D13		
	eASICGP_IO[95-96]	E13		
	eASICGP_IO[97-98]	C14		
	eASICGP_IO[99]	D14		
	eASIC_EXT_CLOCK	E14		
	eASIC_PI_CLOCK	K15		eASIC program interface out clock
Ethernet	TX_CLK	C15	Input	Ethernet input TX clock
	TXD[0]	C16		Ethernet TX output data
	TXD[1]	C17		Ethernet TX output data

Table 2. Interface signals (continued)

Group	Signal Name	Ball	Direction	Function	
	TXD[2]	D15	Output	Ethernet TX output data	
	TXD[3]	D16		Ethernet TX output data	
	TX_EN	D17		Ethernet TX enable	
		CRS	E15	Input	Carrier sense input
		COL	E16		Collision detection input
		RX_CLK	E17	Input	Ethernet input RX clock
		RXD[0]	F15	Input	Ethernet RX input data
		RXD[1]	F16		
		RXD[2]	F17		
		RXD[3]	G15		
		RX_DV	G16	Input	Data valid on RX
		RX_ER	G17	Input	Data error detected
		MDC	H15	Output	Output timing reference for MDIO
		MDIO	H16	I/O	I/O data to PHY
GPI/Os	GP_IO[0]	M15	I/O	General purpose I/O	
	GP_IO[1]	L17			
	GP_IO[2]	L16			
	GP_IO[3]	L15			
	GP_IO[4]	K17			
	GP_IO[5]	K16			
I2C	SDA	H17	I/O	I2C serial data	
	SCL	J15	Output	I2C clock	
JTAG	TDO	F12	Output	JTAG TDO	
	TDI	F13	Input	JTAG TDI	
	TMS	F14	Input	JTAG TMS	
	RTCK	G12	Output	JTAG output clock	
	TCK	G13	Input	JTAG clock	
	nTRST	G14	Output	JTAG reset	
Master clock	MCLK_in	N1	Input	12MHz input crystal	
	MCLK_out	N2	Output	12MHz output crystal	
Master reset	MRESET	G3	Input	Master reset	
MPMC	MPMCDATA[00]	T12			
	MPMCDATA[01]	R12			
	MPMCDATA[02]	T13			
	MPMCDATA[03]	R13			



Table 2. Interface signals (continued)

Group	Signal Name	Ball	Direction	Function
	MPMCDATA[04]	T14	I/O	DDR / SDRAM data
	MPMCDATA[05]	R14		
	MPMCDATA[06]	T15		
	MPMCDATA[07]	R15		
	MPMCDATA[08]	T17		
	MPMCDATA[09]	P16		
	MPMCDATA[10]	P17		
	MPMCDATA[11]	N15		
	MPMCDATA[12]	N16		
	MPMCDATA[13]	N17		
	MPMCDATA[14]	M16		
	MPMCDATA[15]	M17		
	MPMCADDR[00]	R6		
	MPMCADDR[01]	U7		
	MPMCADDR[02]	T7		
	MPMCADDR[03]	R7		
	MPMCADDR[04]	U8		
	MPMCADDR[05]	T8		
	MPMCADDR[06]	R8		
	MPMCADDR[07]	U9		
	MPMCADDR[08]	T9		
	MPMCADDR[09]	R9		
	MPMCADDR[10]	U10		
	MPMCADDR[11]	T10		
	MPMCADDR[12]	R10		
	MPMCADDR[13]	T11		
	MPMCADDR[14]	R11		
	nMPMCDYCSOUT[0]	U4	Output	DDR / SDRAM chip select
	nMPMCDYCSOUT[1]	T4		
	nMPMCDYCSOUT[2]	T5		
	nMPMCDYCSOUT[3]	R5		
	MPMCCKEOUT[0]	U11	Output	DDR / SDRAM clock enable
	MPMCCKEOUT[1]	U12		
	MPMCCLKOUT[0]	U16	Output	DDR / SDRAM clock 1
	nMPMCCLKOUT[0]	U15		DDR / SDRAM clock 1 neg.

Table 2. Interface signals (continued)

Group	Signal Name	Ball	Direction	Function
	MPMCCLKOUT[1]	U14		DDR / SDRAM clock 2
	nMPMCCLKOUT[1]	U13		DDR / SDRAM clock 2 neg.
	MPMCDQMOUT[0]	T16	Output	DDR / SDRAM data mask
	MPMCDQMOUT[1]	U17		
	MPMCDQS[0]	R16	Output	DDR data strobe
	MPMCDQS[1]	R17		
	nMPMCCASOUT	T6	Output	DDR / SDRAM strobes
	nMPMCRASOUT	U6		
	nMPMCWEOUT	U5	Output	DDR / SDRAM write enable
RTC	RTCXO	U2	Output	32.768KHz output crystal
	RTCXI	U1	Input	32.768KHz input crystal
SMI	SMINCS[0]	B15	Output	Serial flash chip select
	SMINCS[1]	A17		
	SMINCS[2]	A16		
	SMINCS[3]	A15		
	SMICK	B16	Output	Serial flash output clock
	SMIDATAIN	B17	Input	Serial flash data in
UART	SMIDATAOUT	B14	Output	Serial flash data out
	UART1_RXD	J17	Input	UART1 RX data
USBs	UART1_TXD	J16	Output	UART1 TX data
	DMNS	R2	I/O	D- port of USB device
	DPLS	R1	I/O	D+ port of USB device
	HOST1_DP	L1	I/O	D+ port of USB host1
	HOST1_DM	L2	I/O	D- port of USB host1
	HOST2_DP	J1	I/O	D+ port of USB host2
	HOST2_DM	J2	I/O	D- port of USB host2
	HOST1_VBUS	F1	Output	USB host1 VBUS signal
	HOST2_VBUS	F2	Output	USB host2 VBUS signal
	OVERCURH1	E1	I/O	USB host1 overcurrent
	OVERCURH2	E2	I/O	USB host2 overcurrent
	VBUS	G2	I/O	USB device VBUS signal
RREF	J6	Input	USB reference resistor	

## 3.2 Power connections

**Table 3. Power connections**

Group	Signal Name	Ball	Function
Power	vdd3v3	(1)	Digital 3.3V power
	vdd	(2)	Digital 1.2V power
	gnd	(3)	Digital ground
	vdd_dith	P6	DDR / SDR dedicated digital PLL 3.3V power
	vss_dith	P7	DDR / SDR dedicated digital PLL ground
	SSTL_VREF	P15	Voltage reference SSTL / CMOS mode. This pin is used both as logic state and as power supply
	vdd2v5_DDR	(4)	DDR / SDR digital 2.5V / 3.3V power
	vdd1v2_date_osci	T1	1.2V dedicated power for RTC
	vdd_date_osci	U3	1.2V dedicated power for RTC
	gnd_date_osci	T3	Dedicated digital ground for RTC
	gnde_date_osci	T2	Dedicated digital ground for RTC
	anavdd_3v3_pll1600	M3	Dedicated USB PLL analog 3.3V power
	anagnd_3v3_pll1600	M4	Dedicated USB PLL analog ground
	digvdd_1v2_pll1600	N3	Dedicated USB PLL analog 1.2V power
	diggnd_1v2_pll1600	N4	Dedicated USB PLL analog ground
	vddl_1v2_d	P5	Dedicated USB 1.2V power
	vddb_1v2_d	P2	Dedicated USB 1.2V power
	vddc_1v2_d	P1	Dedicated USB 1.2V power
	vdd_usb	M5	Dedicated USB 1.2V power
	vddc_1v2_h1	L4	Dedicated USB 1.2V power
	vddb_1v2_h1	L3	Dedicated USB 1.2V power
	vddl_1v2_h1	K3	Dedicated USB 1.2V power
	vddc_1v2_h0	J5	Dedicated USB 1.2V power
	vddb_1v2_h0	J4	Dedicated USB 1.2V power
	vddl_1v2_h0	H3	Dedicated USB 1.2V power
	vdd3_3v3_d	R3	Dedicated USB 3.3V power
	vdde3v3_usb	M2	Dedicated USB 3.3V power
	vdd3_3v3_h1	K2	Dedicated USB 3.3V power
	vdd3_3v3_h0	H2	Dedicated USB 3.3V power
	vssl_3v3_d	R4	Dedicated USB ground
	vssb_1v2_d	P4	Dedicated USB ground
	vssc_1v2_d	P3	Dedicated USB ground

**Table 3. Power connections (continued)**

Group	Signal Name	Ball	Function
	gnde_usb	M1	Dedicated USB ground
	gnd_usb	L5	Dedicated USB ground
	vssc_1v2_h1	K5	Dedicated USB ground
	vssb_1v2_h1	K4	Dedicated USB ground
	vssb_1v2_h0	H4	Dedicated USB ground
	vssc_1v2_h0	J3	Dedicated USB ground
	vssl_3v3_h0	H1	Dedicated USB ground
	vssl_3v3_h1	K1	Dedicated USB ground

1. Signal spread on the following balls: H11, J08, J09, J13, J14, K14, M14, N14, P14.
2. Signal spread on the following balls: H10, J07, J12, L14, N05, P09, P13.
3. Signal spread on the following balls: J10, J11, K06 to K13, L06 to L13, M06 to M13, N08 to N13.
4. Signal spread on the following balls: N06, N07, P08, P10 to P12.

### 3.3 Ballout top view

Figure 1. Ballout top view

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17		
A	eASICG P_IO[2] ]	eASICG P_IO[3] ]	eASICG P_IO[22] ]	eASICG P_IO[24] ]	eASICG P_IO[35] ]	eASICG P_IO[42] ]	eASICG P_IO[50] ]	eASICG P_IO[52] ]	eASICG P_IO[60] ]	eASICG P_IO[67] ]	eASICG P_IO[75] ]	eASICG P_IO[77] ]	eASICG P_IO[87] ]	TEST0	SMINC S[3]	SMINC S[2]	SMINC S[1]	A	
B	eASICG P_IO[17] ]	eASICG P_IO[30] ]	eASICG P_IO[32] ]	eASICG P_IO[19] ]	eASICG P_IO[26] ]	eASICG P_IO[41] ]	eASICG P_IO[47] ]	eASICG P_IO[51] ]	eASICG P_IO[55] ]	eASICG P_IO[66] ]	eASICG P_IO[73] ]	eASICG P_IO[79] ]	eASICG P_IO[89] ]	SMIDATA OUT	SMINC S[0]	SMICLK	SMIDATA IN	B	
C	eASICG P_IO[14] ]	eASICG P_IO[24] ]	eASICG P_IO[26] ]	eASICG P_IO[34] ]	eASICG P_IO[27] ]	eASICG P_IO[37] ]	eASICG P_IO[39] ]	eASICG P_IO[62] ]	eASICG P_IO[58] ]	eASICG P_IO[65] ]	eASICG P_IO[72] ]	eASICG P_IO[81] ]	eASICG P_IO[91] ]	eASICG P_IO[97] ]	TX_CLK	TXD[0]	TXD[1]	C	
D	eASICG P_IO[10] ]	eASICG P_IO[7] ]	eASICG P_IO[9] ]	eASICG P_IO[13] ]	eASICG P_IO[40] ]	eASICG P_IO[54] ]	eASICG P_IO[56] ]	eASICG P_IO[46] ]	eASICG P_IO[53] ]	eASICG P_IO[64] ]	eASICG P_IO[71] ]	eASICG P_IO[83] ]	eASICG P_IO[93] ]	eASICG P_IO[99] ]	TXD[2]	TXD[3]	TX_EN	D	
E	OVERC URH1	OVERC URH2	eASICG P_IO[8] ]	eASICG P_IO[5] ]	eASICG P_IO[15] ]	eASICG P_IO[18] ]	eASICG P_IO[48] ]	eASICG P_IO[44] ]	eASICG P_IO[45] ]	eASICG P_IO[63] ]	eASICG P_IO[70] ]	eASICG P_IO[85] ]	eASICG P_IO[95] ]	eASICG EXT_C LOCK	CRS	COL	RX_CLK	E	
F	HOST1 VBUS	HOST2 _VBUS	eASICG P_IO[4] ]	eASICG P_IO[25] ]	eASICG P_IO[6] ]	eASICG P_IO[16] ]	eASICG P_IO[20] ]	eASICG P_IO[49] ]	eASICG P_IO[55] ]	eASICG P_IO[57] ]	eASICG P_IO[69] ]		TDO	TDI	TMS	RXD[0]	RXD[1]	RXD[2]	F
G	PLL_B YPASS	VBUS	MRESE T	eASICG P_IO[0] ]	eASICG P_IO[3] ]	eASICG P_IO[11] ]	eASICG P_IO[12] ]	eASICG P_IO[43] ]	eASICG P_IO[38] ]	eASICG P_IO[61] ]	eASICG P_IO[68] ]		RTCK	TCK	nTRST	RXD[3]	RX_DV	RX_ER	G
H	vssl_3v 3_h0	vdd3_3 v3_h0	vdd1_1v 2_h0	vssb_1v 2_h0	eASICG P_IO[3] ]	eASICG P_IO[2] ]	eASICG P_IO[1] ]	eASICG P_IO[29] ]	eASICG P_IO[36] ]	vdd	vdd3v3	TEST3	TEST2	TEST1	MDC	MDIO	SDA	H	
J	HOST2 _DP	HOST2 _DM	vssc_1v 2_h0	vddb_1v 2_h0	vddc_1v 2_h0	RREF	vdd	vdd3v3	vdd3v3	gnd	gnd	vdd	vdd3v3	vdd3v3	SCL	UART1 TXD	UART1 RXD	J	
K	vssl_3v 3_h1	vdd3_3 v3_h1	vdd1_1v 2_h1	vssb_1v 2_h1	vssc_1v 2_h1	gnd	gnd	gnd	gnd	gnd	gnd	gnd	gnd	gnd	vdd3v3	eASIC PL_CLO CK	GP_IO[ 5]	GP_IO[ 4]	K
L	HOST1 _DP	HOST1 _DM	vddb_1v 2_h1	vddc_1v 2_h1	gnd_us b	gnd	gnd	gnd	gnd	gnd	gnd	gnd	gnd	vdd	GP_IO[ 3]	GP_IO[ 2]	GP_IO[ ]	L	
M	gnde_u sb	vdde3v 3_usb	anavdd _3v3_pl 1600	anagnd _3v3_pl 1600	vdd_us b	gnd	gnd	gnd	gnd	gnd	gnd	gnd	gnd	vdd3v3	GP_IO[ 0]	MPMC DATA[ 4]	MPMC DATA[ 5]	M	
N	MCLK _n	MCLK _out	digvdd _1v2_pl 600	dignd_1 v2_pl 600	vdd	vdd2v5	vdd2v5	gnd	gnd	gnd	gnd	gnd	gnd	vdd3v3	MPMC DATA[ 1]	MPMC DATA[ 2]	MPMC DATA[ 3]	N	
P	vddc_1v 2_d	vddb_1v 2_d	vssc_1v 2_d	vssb_1v 2_d	vddl_1v 2_d	vdd_dit h	vss_dit h	vdd2v5	vdd	vdd2v5	vdd2v5	vdd2v5	vdd	vdd3v3	SSTL_V REF	MPMC DATA[ 9]	MPMC DATA[ 0]	P	
R	DPLS	DMNS	vdd3_3 v3_d	vssL_3v 3_d	nMPM CDYCS OUT[3]	MPMC ADDR OUT[0]	MPMC ADDR OUT[3]	MPMC ADDR OUT[6]	MPMC ADDR OUT[9]	MPMC ADDR OUT[12]	MPMC ADDR OUT[14]	MPMC DATA[ ]	MPMC DATA[ 3]	MPMC DATA[ 5]	MPMC DATA[ 7]	MPMC DATA[ 0]	MPMC DQMO DQS[0]	MPMC DQMO DQS[1]	R
T	vdd1v2 date_osc i	gnde_d ate_osc i	gnd_dat e_osc	nMPM CDYCS OUT[1]	nMPM CDYCS OUT[2]	nMPM CCASO UT	MPMC ADDR OUT[2]	MPMC ADDR OUT[5]	MPMC ADDR OUT[8]	MPMC ADDR OUT[11]	MPMC ADDR OUT[13]	MPMC DATA[ 0]	MPMC DATA[ 2]	MPMC DATA[ 4]	MPMC DATA[ 6]	MPMC DATA[ 0]	MPMC DQMO DQS[0]	MPMC DQMO DQS[1]	T
U	RTCXI	RTCXO	vdd_dat e_osc	nMPM CDYCS OUT[0]	nMPM CWEOU T	nMPM CRASO UT	MPMC ADDR OUT[1]	MPMC ADDR OUT[4]	MPMC ADDR OUT[7]	MPMC ADDR OUT[10]	MPMC ADDR OUT[10]	MPMC CKEOU T[0]	MPMC CKEOU T[1]	nMPM CCKLO UT[1]	MPMC CLKOU T[1]	nMPM CCKLO UT[0]	MPMC CLKOU T[0]	MPMC DQMO DQS[1]	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17		

www.DataSheet4U.com




# 4 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).

**Figure 2. LFBGA289 mechanical data and package dimensions**



## 5 Revision history

**Table 4. Document revision history**

Date	Revision	Changes
31-Jan-2008	1	Initial release.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

www.DataSheet4U.com

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)